{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T17:29:09Z","timestamp":1743010149819,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540240310"},{"type":"electronic","value":"9783540286417"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-28641-7_13","type":"book-chapter","created":{"date-parts":[[2010,2,25]],"date-time":"2010-02-25T13:52:57Z","timestamp":1267105977000},"page":"180-195","source":"Crossref","is-referenced-by-count":3,"title":["Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches"],"prefix":"10.1007","author":[{"given":"Rajeev","family":"Balasubramonian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viji","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandhya","family":"Dwarkadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"AS\/X User\u2019s Guide, IBM Corporation, New York (1996)"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Abella, J., Gonzalez, A.: Power Efficient Data Cache Designs. In: Proceedings of ICCD-21 (October 2003)","DOI":"10.1109\/ICCD.2003.1240866"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Li, H., Roy, K.: DRG-cache: A data retention gated-ground cache for low power. In: Proceedings of the 39th Conference on Design Automation (June 2002)","DOI":"10.1145\/513918.514037"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.: The Simplescalar Toolset, Version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison (June 1997)","DOI":"10.1145\/268806.268810"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Conn, A.R., Elfadel, I.M., Molzen, W.W., O\u2019Brien, P.R., Strenski, P.N., Visweswariah, C., Whan, C.B.: Gradient-based optimization of custom circuits using a static-timing formulation. In: Proceedings of Design Automation Conference, June 1999, pp. 452\u2013459 (1999)","DOI":"10.1145\/309847.309979"},{"key":"13_CR6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-12211-2","volume-title":"LANCELOT: A Fortran Package for Large-Scale Non-Linear Optimization (Release A)","author":"A.R. Conn","year":"1992","unstructured":"Conn, A.R., Gould, N.I.M., Toint, P.L.: LANCELOT: A Fortran Package for Large-Scale Non-Linear Optimization (Release A). Springer, Heidelberg (1992)"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Fields, B., Rubin, S., Bodik, R.: Focusing Processor Policies via Critical-Path Prediction. In: Proceedings of ISCA-28 (July 2001)","DOI":"10.1145\/379240.379253"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Fisk, B., Bahar, I.: The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency. In: IEEE International Conference on Computer Design (October 1999)","DOI":"10.1109\/ICCD.1999.808593"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: 29th Annual International Symposium on Computer Architecture (May 2002)","DOI":"10.1145\/545214.545232"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Gowan, M., Biro, L., Jackson, D.: Power Considerations in the Design of the alpha 21264 Microprocessor. In: 35th Design Authomation Conference, June 1998, pp. 726\u2013731 (1998)","DOI":"10.1145\/277044.277226"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Hanson, H., Hrishikesh, M.S., Agarwal, V., Keckler, S.W., Burger, D.: Static Energy Reduction Techniques for Microprocessor Caches. In: 2001 International Conference on Computer Design (September 2001)","DOI":"10.1109\/ICCD.2001.955040"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Heo, S., Barr, K., Hampton, M., Asanovic, K.: Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines. In: 29th Annual International Symposium of Computer Architecture (May 2002)","DOI":"10.1145\/545214.545231"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In: Proceedings of the 17th International Symposium on Computer Architecture (ISCA-17), May 1990, pp. 364\u2013373 (1990)","DOI":"10.1145\/325096.325162"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Rivers, J., Tyson, G.S., Davidson, E., Austin, T.: On High-Bandwidth Data Cache Design for Multi-Issue Processors. In: Proceedings of the 30th International Symposium on Microarchitecture (December 1997)","DOI":"10.1109\/MICRO.1997.645796"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: 28th Annual International Symposium on Computer Architecture (June 2001)","DOI":"10.1145\/379240.379268"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Kurpanek, G., Chan, K., Zheng, J., DeLano, E., Bryg, W.: Pa7200: A pa-risc processor with integrated high performance mp bus interface. COMPCON Digest of Papers, 375\u2013382 (1994)","DOI":"10.1109\/CMPCON.1994.282903"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Lee, H., Smelyanskiy, M., Newburn, C., Tyson, G.S.: Stack Value File: Custom Microarchitecture for the Stack. In: Proceedings of the 7th International Symposium on High Performance Computer Architecture, January 2001, pp. 5\u201314 (2001)","DOI":"10.1109\/HPCA.2001.903247"},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"Nii, K., Makino, H., Tujihashi, Y., Morishima, C., Hayakawa, Y., Nunogami, H., Arakawa, T., Hamano, H.: A low power sram using auto-backgate-controlled MT-CMOS. In: International Symposium on Low-Power Electronics and Design (1998)","DOI":"10.1145\/280756.280939"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"Powell, M., Agrawal, A., Vijaykumar, T.N., Falsafi, B., Roy, K.: Reducing set-associative cache energy via selective direct-mapping and way prediction. In: 34th Annual International Symposium on Microarchitecture (December 2001)","DOI":"10.1109\/MICRO.2001.991105"},{"key":"13_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1007\/3-540-61626-8_19","volume-title":"Euro-Par \u201996 - Parallel Processing","author":"J.A. Rivers","year":"1996","unstructured":"Rivers, J.A., Davidson, E.S.: Reducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design. In: Fraigniaud, P., Mignotte, A., Boug\u00e9, L., Robert, Y. (eds.) Euro-Par 1996. LNCS, vol.\u00a01123, pp. 151\u2013162. Springer, Heidelberg (1996)"},{"key":"13_CR21","unstructured":"Seng, J., Tune, E., Tullsen, D., Cai, G.: Reducing Processor Power with Critical Path Prediction. In: Proceedings of MICRO-34 (December 2001)"},{"key":"13_CR22","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report TN-2001\/2, Compaq Western Research Laboratory (August 2001)"},{"key":"13_CR23","unstructured":"So, K., Rechtschaffen, R.: Cache operations by mru change. IBM Technical Report, RC-11613 (1985)"},{"key":"13_CR24","doi-asserted-by":"crossref","unstructured":"Srinivasan, S.T., Ju, R.D., Lebeck, A.R., Wilkerson, C.: Locality vs. criticality. In: Proceedings of the 28th Annual International Symposium on Computer Architecture (June 2001)","DOI":"10.1145\/379240.379258"},{"key":"13_CR25","unstructured":"Srinivasan, S.T., Lebeck, A.R.: Load Latency Tolerance in Dynamically Scheduled Processors. Journal of Instruction-Level Parallelism\u00a01 (October 1999)"},{"key":"13_CR26","doi-asserted-by":"crossref","unstructured":"Tune, E., Liang, D., Tullsen, D., Calder, B.: Dynamic Prediction of Critical Path Instructions. In: Proceedings of HPCA-7 (January 2001)","DOI":"10.1109\/HPCA.2001.903262"},{"key":"13_CR27","doi-asserted-by":"crossref","unstructured":"Visweswariah, C., Conn, A.R.: Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation. In: IEEE International Conference on Computer-Aided Design, November 1999, pp. 244\u2013251 (1999)","DOI":"10.1109\/ICCAD.1999.810656"},{"key":"13_CR28","doi-asserted-by":"crossref","unstructured":"Yang, S.-H., Powell, M.D., Falsafi, B., Roy, K., Vijaykumar, T.N.: An Integrated Circuit\/Architecture Approach to Reducing Leakage in Deep-Submicron High Performance I-Caches. In: Seventh International Symposium on High-Performance Computer Architecture (January 2001)","DOI":"10.1109\/HPCA.2001.903259"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-28641-7_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T07:45:34Z","timestamp":1558856734000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-28641-7_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540240310","9783540286417"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-28641-7_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}