{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:57Z","timestamp":1763467977317,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540240310"},{"type":"electronic","value":"9783540286417"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-28641-7_4","type":"book-chapter","created":{"date-parts":[[2010,2,25]],"date-time":"2010-02-25T13:52:57Z","timestamp":1267105977000},"page":"41-56","source":"Crossref","is-referenced-by-count":5,"title":["Efficient Scratchpad Allocation Algorithms for Energy Constrained Embedded Systems"],"prefix":"10.1007","author":[{"given":"Manish","family":"Verma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Wehmeyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Marwedel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","unstructured":"ARM. Advanced RISC Machines Ltd., http:\/\/www.arm.com"},{"issue":"1","key":"4_CR2","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1145\/581888.581891","volume":"1","author":"O. Avissar","year":"2002","unstructured":"Avissar, O., Barua, R., Stewart, D.: An Optimal Memory Allocation Scheme for Scratch-Pad-Based Embedded Systems. IEEE Transactions on Embedded Computing Systems\u00a01(1), 6\u201326 (2002)","journal-title":"IEEE Transactions on Embedded Computing Systems"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Lee, B.-S., Balakrishnan, M., Marwedel, P.: Scratchpad Memory: A Design Alternative for Cache On-chip Memory in Embedded Systems. In: Proc. of 10th International Symposium on Hardware\/Software Codesign, Colorado, USA (May 2002)","DOI":"10.1145\/774789.774805"},{"key":"4_CR4","unstructured":"Bellas, N., Haji, I., Polychronopoulos, C., Stamoulis, G.: Architectural and Compiler Support for Energy Reduction in Memory Hierarchy of High Performance Microprocessors. In: Proceedings of the International Symposium on Low Power Electronics and Design ISPLED, Monterey, CA, USA (August 1999)"},{"key":"4_CR5","unstructured":"Berkelaar, M.: lp_solve: a Mixed Integer Linear Program solver, available from: ftp:\/\/ftp.es.ele.tue.nl\/pub\/lp_solve"},{"key":"4_CR6","unstructured":"CPLEX. CPLEX Ltd., http:\/\/www.cplex.com"},{"key":"4_CR7","unstructured":"Department of Computer Science\u00a0XII, University\u00a0of Dortmund. ENCC., http:\/\/ls12-www.cs.uni-dortmund.de\/research\/encc"},{"key":"4_CR8","unstructured":"Department of Computer Science\u00a0XII, University\u00a0of Dortmund. MEMSIM, http:\/\/ls12.cs.uni-dortmund.de\/~wehmeyer\/LOW_POWER\/memsim_doc"},{"key":"4_CR9","volume-title":"Computers and Intractability: A Guide To the Theory of NP-Completeness","author":"M.R. Garey","year":"1979","unstructured":"Garey, M.R., Johnson, D.S.: Computers and Intractability: A Guide To the Theory of NP-Completeness. Freeman, New York (1979)"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Gordon-Ross, S.C.A., Vahid, F.: Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example. Computer Architecture Letters (January 2002)","DOI":"10.1109\/L-CA.2002.4"},{"key":"4_CR11","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"2003","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 3rd edn. Morgan Kaufmann, San Francisco (2003)","edition":"3"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Kamble, M., Ghosh, K.: Analytical Energy Dissipation Models for Low Power Caches. In: Proceedings of the International Symposium on Low Power Electronics and Design ISPLED, Monterey, CA, USA (August 1997)","DOI":"10.1145\/263272.263310"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Lee, L.H., Moyer, B., Arends, J.: Instruction Fetch Energy Reduction Using Loop Caches For Embedded Applications with small Tight Loops. In: Proceedings of the International Symposium on Low Power Electronics and Design ISPLED, San Diego, CA, USA (August 1999)","DOI":"10.1145\/313817.313944"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Marwedel, P., Wehmeyer, L., Verma, M., Steinke, S., Helmig, U.: Fast, predictable and low energy memory references through architecture-aware compilation. In: Proceedings of the Asia and South Pacific Design Automation Conference ASPDAC 2004 (to appear, 2004)","DOI":"10.1109\/ASPDAC.2004.1337530"},{"key":"4_CR15","unstructured":"MOTOROLA. Motorola Inc., http:\/\/e-www.motorola.com\/files\/shared\/doc\/selector_guide\/SG1001.pdf"},{"key":"4_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5107-2","volume-title":"Memory Issues in Embedded Systems-On-Chip","author":"P.R. Panda","year":"1999","unstructured":"Panda, P.R., Dutt, N.D., Nicolau, A.: Memory Issues in Embedded Systems-On-Chip. Kluwer Academic Publishers, Norwell (1999)"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Pettis, P., Hansen, C.: Profile guided code positioning. In: Proceedings of the ACM SIGPLAN 1990 Conference on Programming Language Design and Implementation. ACM SIGPLAN (June 1990)","DOI":"10.1145\/93542.93550"},{"key":"4_CR18","unstructured":"Steinke, S., Knauer, M., Wehmeyer, L., Marwedel, P.: An Accurate and Fine Grain Instruction-Level Energy Model Supporting Software Optimizations. In: Proceedings of International Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS, Yverdon-Les-Bains, Switzerland (September 2001)"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Steinke, S., Wehmeyer, L., Lee, B.-S., Marwedel, P.: Assigning Program and Data Objects to Scratchpad for Energy Reduction. In: Proceedings of Design Automation and Test in Europe DATE, Paris, France (March 2002)","DOI":"10.1109\/DATE.2002.998306"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Su, C.-L., Despain, A.M.: Cache Design Trade-Offs and Performance Optimization: A Case Study. In: Proceedings of the International Symposium on Low Power Design ISLPD, pp. 63\u201368 (1995)","DOI":"10.1145\/224081.224093"},{"key":"4_CR21","doi-asserted-by":"crossref","unstructured":"Tomiyama, H., Yasuura, H.: Optimal Code Placement of Embedded Software for Instruction Caches. In: Proceedings of the 9th European Design and Test Conference ET&TC, Paris, France (March 1996)","DOI":"10.1109\/EDTC.1996.494132"},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"Wilton, S.J.E., Jouppi, N.P.: CACTI: An Enhanced Cache Access and Cycle Time Model. IEEE Journal of Solid-State Circuits\u00a031(5) (May 1996)","DOI":"10.1109\/4.509850"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-28641-7_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T07:45:51Z","timestamp":1558856751000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-28641-7_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540240310","9783540286417"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-28641-7_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}