{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:04:24Z","timestamp":1742911464114,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540240310"},{"type":"electronic","value":"9783540286417"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-28641-7_6","type":"book-chapter","created":{"date-parts":[[2010,2,25]],"date-time":"2010-02-25T18:52:57Z","timestamp":1267123977000},"page":"73-85","source":"Crossref","is-referenced-by-count":0,"title":["Synchroscalar: Initial Lessons in Power-Aware Design of a Tile-Based Embedded Architecture"],"prefix":"10.1007","author":[{"given":"John","family":"Oliver","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravishankar","family":"Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Sultana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jedidiah","family":"Crandall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Czernikowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"suffix":"IV","given":"Leslie W.","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean","family":"Copsey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Keen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatesh","family":"Akella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic T.","family":"Chong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"Baas, B.M.: A parallel programmable energy-efficient architecture for computationally intensive DSP systems. In: Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems, and Computers (November 2003)"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Bhattacharya, S., Murthy, P., Lee, E.: Software synthesis from dataflow graphs (1996)","DOI":"10.1007\/978-1-4613-1389-2"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Bhattacharya, S., Murthy, P., Lee, E.: Synthesis of embedded software from synchronous dataflow specifications. Journal of VLSI Signal Processing\u00a0(21), 151\u2013166 (1999)","DOI":"10.1023\/A:1008052406396"},{"key":"6_CR4","unstructured":"Buck, J., Ha, S., Lee, E.A., Messerschmitt, D.G.: Ptolemy: A framework for simulating and prototyping heterogenous systems. Int. Journal in Computer Simulation\u00a04(2) (1994)"},{"key":"6_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"605","DOI":"10.1007\/3-540-44614-1_65","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"E. Caspi","year":"2000","unstructured":"Caspi, E., Chu, M., Huang, R., Yeh, J., Wawrzynek, J., DeHon, A.: Stream computations organized for reconfigurable execution (SCORE). In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, pp. 605\u2013614. Springer, Heidelberg (2000)"},{"key":"6_CR6","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"Ho, R., Mai, K., Horowitz, M.: The future of wires. Proceedings of the IEEE\u00a089, 490\u2013504 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Kolagotla, R., Fridman, J., Aldrich, B., Hoffman, M., Anderson, W., Allen, M., Witt, D., Dunton, R., Booth, L.: High Performance Dual-MAC DSP Architecture. IEEE Signal Processing Magazine (July 2002)","DOI":"10.1109\/MSP.2002.1012349"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Lee, E.A., Messerschmitt, D.G.: Static scheduling of synchronous dataflow programs for digital signal processing. IEEE Transactions on Computers\u00a0C-36(1) (January 1999)","DOI":"10.1109\/TC.1987.5009446"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Lee, W., Barua, R., Frank, M., Srikrishna, D., Babb, J., Sarkar, V., Amarasinghe, S.P.: Space-time scheduling of instruction-level parallelism on a raw machine. In: Architectural Support for Programming Languages and Operating Systems, pp. 46\u201357 (1998)","DOI":"10.1145\/291006.291018"},{"key":"6_CR10","unstructured":"Liang, J., Swaminathan, S., Tessier, R.: aSOC: A scalable, single-chip communications architecture. In: IEEE PACT, pp. 37\u201346 (2000)"},{"key":"6_CR11","series-title":"Computer Architectuer News","first-page":"158","volume-title":"Proceedings of the 29th International Symposium on Computer Architecture (ISCA 2002)","author":"D. Marculescu","year":"2002","unstructured":"Marculescu, D., Iyer, A.: Power and performance evaluation of globally asynchronous locally synchronous processors. In: DeGroot, D. (ed.) Proceedings of the 29th International Symposium on Computer Architecture (ISCA 2002), May\u00a025\u201329. Computer Architectuer News, vol.\u00a030(2), pp. 158\u2013170. ACM Press, New York (2002)"},{"key":"6_CR12","unstructured":"Mori, T., Amrutur, B., Horowitz, M., Fukushi, I., Izawa, T., Mitarai, S.: A 1v 0.19mw at 100 mhz 2kx16b sram utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25 \u03bcm dual-vt cmos. In: Solid-State Conference, 1998, Digest of Technical Papers, 45th ISSCC 1998 IEEE International (1998)"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W.J., Kapasi, U.J., Khailany, B., Lopez-Lagunas, A., Mattson, P.R., Owens, J.D.: A bandwidth-efficient architecture for media processing. In: International Symposium on Microarchitecture, pp. 3\u201313 (1998)","DOI":"10.1109\/MICRO.1998.742118"},{"key":"6_CR14","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., Newton, R.: Alpha-Power Law MOSFET Model and Its Application to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid State Circuits\u00a025, 584\u2013594 (1990)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"6_CR15","unstructured":"Sarmenta, L., Pratt, G.A., Ward, S.: Rational clocking. In: International Conference on Computer Design, pp. 271\u2013278 (1995)"},{"issue":"2","key":"6_CR16","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1023\/A:1008137204598","volume":"24","author":"H. Schmit","year":"2000","unstructured":"Schmit, H., Cadambi, S., Moe, M., Goldstein, S.: Pipeline reconfigurable FPGA. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology\u00a024(2), 129\u2013146 (2000)","journal-title":"Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Semeraro, G., Magklis, G., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Scott, M.L.: Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In: HPCA, pp. 29\u201342 (2002)","DOI":"10.1109\/HPCA.2002.995696"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Shoemaker, D., Honore, F., Metcalf, C., Ward, S.: Numesh: An architecture optimized for scheduled communication. Journal of Supercomputing\u00a010(3) (1996)","DOI":"10.1007\/BF00130111"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Kumura, M.Y.T., Ikekawa, M., Kuroda, I.: VLIW DSP for Mobile Applications. In: IEEE Signal Processing Magazine (July 2002)","DOI":"10.1109\/MSP.2002.1012346"},{"issue":"2","key":"6_CR20","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"M.B. Taylor","year":"2002","unstructured":"Taylor, M.B., Kim, J., Miller, J., Wentzlaff, D., Ghodrat, F., Greenwald, B., Hoffman, H., Johnson, P., Lee, J.-W., Lee, W., Ma, A., Saraf, A., Seneski, M., Shnidman, N., Strumpen, V., Frank, M., Amarasinghe, S., Agarwal, A.: The Raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro\u00a022(2), 25\u201335 (2002)","journal-title":"IEEE Micro"},{"key":"6_CR21","doi-asserted-by":"publisher","first-page":"1697","DOI":"10.1109\/4.881217","volume":"35","author":"H. Zhang","year":"2000","unstructured":"Zhang, H., Prabhu, V., George, V., Benes, M., Abnous, A., Rabaey, J.: A 1-V heterogenous reconfigurable DSP IC for wireless baseband digital signal processing. IEEE Journal of Solid State Circuits\u00a035, 1697\u20131704 (2000)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"6_CR22","unstructured":"Zhang, H., Wan, M., George, V., Rabaey, J.: Interconnect Architecture Exploration for Low Energy Reconfigurable Single-Chip DSP. In: Proceedings of the Workshop on VLSI, Orlando, Florida (April 1999)"},{"key":"6_CR23","unstructured":"Zhang, Y., Ye, W., Irwin, M.J.: An alternative for on-chip global interconnect: Segmented bus power modeling. In: Conference Record of the Thirty-Second Asilomar Conrference on Signals, Systems and Computers, pp. 1062\u20131065 (1998)"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-28641-7_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T21:57:44Z","timestamp":1739915864000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-28641-7_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540240310","9783540286417"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-28641-7_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}