{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T15:33:28Z","timestamp":1743003208588,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540240310"},{"type":"electronic","value":"9783540286417"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-28641-7_8","type":"book-chapter","created":{"date-parts":[[2010,2,25]],"date-time":"2010-02-25T18:52:57Z","timestamp":1267123977000},"page":"101-116","source":"Crossref","is-referenced-by-count":5,"title":["\u201cLook It Up\u201d or \u201cDo the Math\u201d: An Energy, Area, and Timing Analysis of Instruction Reuse and Memoization"],"prefix":"10.1007","author":[{"given":"Daniel","family":"Citron","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dror G.","family":"Feitelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"publisher","first-page":"873","DOI":"10.1147\/rd.446.0873","volume":"44","author":"F. O\u2019Connell","year":"2000","unstructured":"O\u2019Connell, F., White, S.: POWER3: the next generation of PowerPC processors. IBM Journal of Research and Development\u00a044, 873\u2013884 (2000)","journal-title":"IBM Journal of Research and Development"},{"key":"8_CR2","unstructured":"Vetter, S., et al.: The POWER4 Processor Introduction and Tuning Guide. IBM (2001)"},{"key":"8_CR3","unstructured":"Intel Corporation: Differences in Optimizing for the Pentium 4 Processor vs. the Pentium III Processor"},{"key":"8_CR4","unstructured":"Intel Corporation: IA-32 Intel\u00ae Architecture Optimization Reference Manual (2003)"},{"key":"8_CR5","unstructured":"http:\/\/www.sun.com\/processors\/UltraSPARC-II\/details.html"},{"key":"8_CR6","unstructured":"Sun Microsystems: UltraSPARC III User Manual 2.2 edn. (2003)"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Sodani, A., Sohi, G.: Dynamic Instruction Reuse. In: Proceedings of the 24th International Symposium on Computer Architecture (1997)","DOI":"10.1145\/264107.264200"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Citron, D., Feitelson, D., Rudolph, L.: Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units. In: Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operationg Systems, pp. 252\u2013261 (1998)","DOI":"10.1145\/291069.291056"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Richardson, S.: Exploiting Trivial and Redundant Computation. In: Proceedings of the 11th Symposium on Computer Arithmetic, pp. 220\u2013227 (1993)","DOI":"10.1109\/ARITH.1993.378089"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Molina, C., Gonz\u00e1lez, A., Tubella, J.: Dynamic Removal of Redundant Computations. In: Proceedings of the 1999 International Conference on Supercomputing, pp. 474\u2013481 (1999)","DOI":"10.1145\/305138.305239"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Azam, M., Franzon, P., Liu, W.: Low Power Data Processing by Elimination of Redundant Computations. In: Proceedings of the 7th International Symposium on Low Power Electronics and Design, pp. 259\u2013264 (1997)","DOI":"10.1145\/263272.263348"},{"key":"8_CR12","unstructured":"Citron, D., Feitelson, D.: Revisiting Instruction Level Reuse. In: Proceedings of the 1st Workshop on Duplicating, Deconstructing, and Debunking, pp. 62\u201370 (2002)"},{"key":"8_CR13","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"J.M. Tendler","year":"2002","unstructured":"Tendler, J.M., Dodson, J.S., Fields, J., Le, H., Sinharoy, B.: POWER4 system microarchitecture. IBM Journal of Research and Development\u00a046, 5\u201326 (2002)","journal-title":"IBM Journal of Research and Development"},{"key":"8_CR14","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/40.768496","volume":"19","author":"M. Moudgill","year":"1999","unstructured":"Moudgill, M., Wellman, J., Moreno, J.: Environment for PowerPC Microarchitecture Exploration. IEEE Micro\u00a019, 15\u201325 (1999)","journal-title":"IEEE Micro"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"KleinOsowski, A., Lilja, D.J.: MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research. Computer Architecture Letters\u00a01 (2002)","DOI":"10.1109\/L-CA.2002.8"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Yi, J., Lilja, D.: An Analysis of the Amount of Global Level Redundant Computation in the SPEC 95 and SPEC 2000 Benchmarks. In: Proceedings of the 4th Annual Workshop on Workload Characterization (2001)","DOI":"10.1109\/WWC.2001.990746"},{"key":"8_CR17","unstructured":"Jain, R.: The Art of Computer Systems Performance Analysis. Wiley Professional Computing (1992)"},{"key":"8_CR18","unstructured":"Shivakumar, P., Jouppi, N.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical report, Compaq: Western Research Laboratory (2001)"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Yi, J., Lilja, D.: Improving Processor Performance by Simplifying and Bypassing Trivial Computations. In: Proceedings of the 20th International Conference on Computer Design (2002)","DOI":"10.1109\/ICCD.2002.1106814"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Jacobsen, E., Rotenberg, E., Smith, J.: Assigning Confidence to Conditional Branch Predictions. In: Proceedings of the 29th International Symposium on Microarchitecture, pp. 142\u2013152 (1996)","DOI":"10.1109\/MICRO.1996.566457"},{"key":"8_CR21","unstructured":"Burtscher, M., Zorn, B.G.: Prediction Outcome History-based Confidence Estimation for Load Value Prediction. Journal of Instruction-Level Parallelism\u00a01 (1999)"},{"key":"8_CR22","doi-asserted-by":"publisher","first-page":"653","DOI":"10.1147\/rd.475.0653","volume":"47","author":"D. Brooks","year":"2003","unstructured":"Brooks, D., Bose, P., Srinivasan, V., Gschwind, M.K., Emma, P.G., Rosenfield, M.G.: New methodology for early-stage microarchitecture-level power-performance analysis of microprocessors. IBM Journal of Research and Development\u00a047, 653\u2013670 (2003)","journal-title":"IBM Journal of Research and Development"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Connors, D., mei Hwu, W.: Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results. In: Proceedings of the 32nd International Symposium on Microarchitecture, pp. 158\u2013169 (1999)","DOI":"10.1109\/MICRO.1999.809453"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-28641-7_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T21:57:45Z","timestamp":1739915865000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-28641-7_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540240310","9783540286417"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-28641-7_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}