{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:54Z","timestamp":1725566154691},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540228417"},{"type":"electronic","value":"9783540286479"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-28647-9_163","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T22:30:42Z","timestamp":1285108242000},"page":"988-995","source":"Crossref","is-referenced-by-count":6,"title":["FPGA Implementation of Feature Extraction and Neural Network Classifier for Handwritten Digit Recognition"],"prefix":"10.1007","author":[{"given":"Dongsheng","family":"Shen","sequence":"first","affiliation":[]},{"given":"Lianwen","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Xiaobin","family":"Ma","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"163_CR1","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1109\/SECON.1997.598701","volume-title":"Proceedings of Southeastcon 1997, \u2019Engineering New Century\u2019","author":"P. Athanas","year":"1997","unstructured":"Athanas, P., Abbott, L., Cherbaka, M., Pudipeddi, B., Paar, K.: A Custom Computing Solution to Automated Visual Inspection of Silicon Wafers. In: Proceedings of Southeastcon 1997, \u2019Engineering New Century\u2019, pp. 315\u2013319. IEEE, Los Alamitos (1997)"},{"key":"163_CR2","doi-asserted-by":"crossref","unstructured":"Jean, J., Liang, X., Drozd, B., Tomko, K.: Accelerating an IR Automatic Target Recognition Application with FPGAs. In: Proceedings of Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 1999, pp. 290\u2013291 (1999)","DOI":"10.1109\/FPGA.1999.803701"},{"key":"163_CR3","doi-asserted-by":"crossref","unstructured":"Miteran, J., Bailly, R., Gorria, P.: Real Time Image Segmentation Using FPGA and Parallel Processor. In: Proceedings of 1996 IEEE TENCON. Digital Signal Processing Applications, TENCON 1996, vol.\u00a01, pp. 233\u2013236 (1996)","DOI":"10.1109\/TENCON.1996.608801"},{"key":"163_CR4","first-page":"7","volume":"2","author":"L. Jin","year":"1997","unstructured":"Jin, L., Xu, B.: Directional Cellular Feature Extraction with Elastic Meshing for Handwritten Chinese Character Recognition. Journal of Circuits and Systems\u00a02, 7\u201312 (1997)","journal-title":"Journal of Circuits and Systems"},{"issue":"8","key":"163_CR5","first-page":"69","volume":"28","author":"X. Luo","year":"2002","unstructured":"Luo, X., Dong, S., Jin, L., Xu, H.: An Integrated Neural Network Based Classifier for Handwritten Digit Recognition. Computer Engineering\u00a028(8), 69\u201371 (2002)","journal-title":"Computer Engineering"},{"key":"163_CR6","first-page":"524","volume":"4","author":"Y. Gao","year":"1999","unstructured":"Gao, Y., Zhang, L., Wu, G.: An Algorithm for Threshold Based on Arithmetic Mean of Gray. Journal of Image and Graphics Value\u00a04, 524\u2013528 (1999)","journal-title":"Journal of Image and Graphics Value"},{"key":"163_CR7","unstructured":"Ma, X., Jin, L., Shen, D., Yin, J.: A Mixed Parallel Neural Network Computing Unit Implementation in FPGA. In: IEEE Int. Conf. Neural Networks & Signal Processing, Nanjing, China (2003)"},{"key":"163_CR8","volume-title":"VHDL Programming and Simulation","author":"Y. Wang","year":"2000","unstructured":"Wang, Y., Zhang, Z.: VHDL Programming and Simulation. Posts & Telecom Press, Beijing (2000)"},{"issue":"2","key":"163_CR9","first-page":"432","volume":"6","author":"S.W. Piche","year":"1995","unstructured":"Piche, S.W.: The Selection of Weight Accuracies for Madalines Neural Networks. IEEE Transactions on\u00a06(2), 432\u2013445 (1995)","journal-title":"IEEE Transactions on"},{"key":"163_CR10","first-page":"85","volume-title":"The Way of Using FPGA\/CPLD Design Tool Xilinx ISE 5.X","author":"C. Wang","year":"2003","unstructured":"Wang, C., Xue, X., Zhong, X.: The Way of Using FPGA\/CPLD Design Tool Xilinx ISE 5.X, pp. 85\u2013160. Posts & Telecom Press, Beijing (2003)"},{"key":"163_CR11","first-page":"51","volume-title":"Digial System Design and Verilog HDL","author":"J. Wang","year":"2002","unstructured":"Wang, J., Yang, J.: Digial System Design and Verilog HDL, 1st edn., pp. 51\u201362. Publishing House of Electronics Industry, Beijing (2002)","edition":"1"},{"key":"163_CR12","first-page":"165","volume-title":"Starting VHDL and Its Application","author":"X. Chen","year":"2000","unstructured":"Chen, X., Teng, L.: Starting VHDL and Its Application, pp. 165\u2013192. Posts & Telecom Press, Beijing (2000)"}],"container-title":["Lecture Notes in Computer Science","Advances in Neural Networks \u2013 ISNN 2004"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-28647-9_163.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:31:09Z","timestamp":1620012669000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-28647-9_163"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540228417","9783540286479"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-28647-9_163","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}