{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:22:25Z","timestamp":1761578545419},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230038"},{"type":"electronic","value":"9783540301028"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30102-8_10","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T18:38:53Z","timestamp":1284662333000},"page":"115-125","source":"Crossref","is-referenced-by-count":2,"title":["Architecture Design of a High-Performance 32-Bit Fixed-Point DSP"],"prefix":"10.1007","author":[{"given":"Jian","family":"Chen","sequence":"first","affiliation":[]},{"given":"Ruhao","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Yuzhuo","family":"Fu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Agarwala, S., et al.: A 600MHz VLIW DSP. IEEE Journal of Solid-State Circuits\u00a037(11) (2002)","DOI":"10.1109\/JSSC.2002.803954"},{"key":"10_CR2","first-page":"260","volume":"2","author":"A.A. Farooqui","year":"1998","unstructured":"Farooqui, A.A., Oklobdzija, V.G.: General Data-path Organization of a MAC Unit for VLSI Implementation of DSP Processors. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems\u00a02, 260\u2013263 (1998)","journal-title":"Proceedings of the 1998 IEEE International Symposium on Circuits and Systems"},{"key":"10_CR3","first-page":"591","volume-title":"Digital Integrate Circuits-A Design Perspective","author":"J.M. Rabeay","year":"2003","unstructured":"Rabeay, J.M.: Digital Integrate Circuits-A Design Perspective, 2nd edn., pp. 591\u2013592. Prentice-Hall, Englewood Cliffs (2003)","edition":"2"},{"issue":"3","key":"10_CR4","first-page":"1013","volume":"30","author":"N. Ohkubo","year":"1995","unstructured":"Ohkubo, N., Suzuki, M., Shinobo, T., Yamanaka, T.: A 4.4ns CMOS 54\u00d754-b Multiplier Using Pass-Transistor Multiplier. IEEE Journal of Solidstate Circuits\u00a030(3), 1013\u20131015 (1995)","journal-title":"IEEE Journal of Solidstate Circuits"},{"issue":"7","key":"10_CR5","first-page":"28","volume":"49","author":"W.-C. Yeh","year":"2000","unstructured":"Yeh, W.-C., Jen, C.-W.: High-Speed Booth Encoded Parallel Multiplier Design. IEEE Trans. Computer\u00a049(7), 28\u201355 (2000)","journal-title":"IEEE Trans. Computer"},{"key":"10_CR6","unstructured":"DSP56300 Family Manual-24-Bit Digital Signal Processor, Revision 3.0.Motorola Inc, 4-1\u20134-10 (2000)"},{"key":"10_CR7","first-page":"609","volume":"33","author":"D. Jose","year":"2002","unstructured":"Jose, D.: How to successfully Use Gated Clocking in an ASIC Design. SNUG\u00a033, 609\u2013633 (2002)","journal-title":"SNUG"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30102-8_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:45:11Z","timestamp":1620013511000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30102-8_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230038","9783540301028"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30102-8_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}