{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:33:03Z","timestamp":1740547983068,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230038"},{"type":"electronic","value":"9783540301028"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30102-8_13","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T18:38:53Z","timestamp":1284662333000},"page":"146-159","source":"Crossref","is-referenced-by-count":2,"title":["Initial Experiences with Dreamy Memory and the RAMpage Memory Hierarchy"],"prefix":"10.1007","author":[{"given":"Philip","family":"Machanick","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"ARM. The ARM11 Microprocessor and ARM PrimeXsys Platform. ARM (October 2002), http:\/\/www.arm.com\/pdfs\/ARM11%20Core%20&%20Platform%20Whitepaper.pdf"},{"issue":"1","key":"13_CR2","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/605459.605461","volume":"2","author":"L. Benini","year":"2003","unstructured":"Benini, L., Macii, A., Poncino, M.: From Energy-aware design of embedded memories: A survey of technologies, architectures, and optimization techniques. From ACM Trans. on Embedded Computing Sys.\u00a02(1), 5\u201332 (2003)","journal-title":"From ACM Trans. on Embedded Computing Sys."},{"key":"13_CR3","unstructured":"Binkert, N.L., Hallnor, E.G., Reinhardt, S.K.: From Network-oriented fullsystem simulation using M5. In: From In Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), February 2003, pp. 36\u201343 (2003)"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":": From Data memory design considering effective bitwidth for low-energy embedded systems. In: From In Proc. 15th Int. Symp. on System Synthesis, Kyoto, Japan, pp. 201\u2013206 (2002)","DOI":"10.1145\/581199.581245"},{"key":"13_CR5","unstructured":"Uwe Dannowski, Kevin Elphinstone, Jochen Liedtke, Gerd Liefl\u00e4nder, Espen Skoglund, Volkmar Uhlig, Christian, Ceelen Andreas, and Haeberlen Marcus V\u00f6lp. From The L4Ka vision. From Technical report, University of Karlsruhe, System Architecture Group, April 2001. From http:\/\/i30www.ira.uka.de\/research\/documents\/l4ka\/L4Ka.pdf."},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Richard Fromm, Stylianos Perissakis, Neal Cardwell, Christoforos Kozyrakis, Bruce McGaughy, David Patterson, Tom Anderson, and Katherine Yelick. From The energy efficiency of IRAM architectures. From In Proc. 24th Int. Symp. on Computer Architecture, pages 327\u2013337, Denver, CO, 1997.","DOI":"10.1145\/384286.264214"},{"key":"13_CR7","unstructured":"J.L. Hennessy and D.A. Patterson. From Computer Architecture: A Quantitative Approach. From Morgan Kauffmann, San Francisco, CA, 3rd edition, 2003."},{"key":"13_CR8","unstructured":"Hai Huang, Padmanabhan Pillai, and Kang G. Shin. From Design and implementation of power-aware virtual memory. From In Proc. USENIX 2003 Annual Technical Conference, pages 57\u201370, San Antonio, Tx, June 2003."},{"issue":"4","key":"13_CR9","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1145\/218864.218866","volume":"23","author":"E.E. Johnson","year":"1995","unstructured":"E.E. Johnson. From Graffiti on the memory wall. From Computer Architecture News, 23(4):7\u20138, September 1995.","journal-title":"From Computer Architecture News"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Stefanos Kaxiras, Zhigang Hu, and Margaret Martonosi. From Cache decay: exploiting generational behavior to reduce cache leakage power. From In Proc. 28th Ann. Int. Symp. on Computer architecture, pages 240\u2013251, G teborg, Sweden, 2001.","DOI":"10.1145\/384285.379268"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Alvin R. Lebeck, Xiaobo Fan, Heng Zeng, and Carla Ellis. From Power aware page allocation. From In Proc. 9th Int. Conf. on Arch. Support for Programming Languages and Operating Systems (ASPLOS-9), pages 105\u2013116, Cambridge, MA, November 2000.","DOI":"10.1145\/378993.379007"},{"issue":"5","key":"13_CR12","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/242694.242709","volume":"24","author":"P. Machanick","year":"1996","unstructured":"P. Machanick. From The case for SRAM main memory. From Computer Architecture News, 24(5):23\u201330, December 1996.","journal-title":"From Computer Architecture News"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"P. Machanick. From Correction to RAMpage ASPLOS paper. From Computer Architecture News, 27(4):2\u20135, September 1999.","DOI":"10.1145\/333554.333555"},{"key":"13_CR14","unstructured":"P. Machanick. From Scalability of the RAMpage memory hierarchy. From South African Computer Journal, (25):68\u201373, August 2000."},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"P. Machanick and Z. Patel. From L1 Cache and TLB Enhancements to the RAMpage Memory Hierarchy. From In Proc. Eighth Asia-Pacific Computer Systems Architecture Conf., pages 305\u2013319, Aizu-Wakamatsu City, Japan, September 2003.","DOI":"10.1007\/978-3-540-39864-6_25"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"P. Machanick, P. Salverda, and L. Pompe. From Hardware-software trade-offs in a Direct Rambus implementation of the RAMpage memory hierarchy. From In Proc. 8th Int. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), pages 105\u2013114, San Jose, CA, October 1998.","DOI":"10.1145\/384265.291032"},{"key":"13_CR17","unstructured":"Micron Technology. From 256Mb: x4, x8, x16 DDR SDRAM, December 2003. From Data Sheet, http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr\/256Mx4x8x16DDR.pdf."},{"key":"13_CR18","unstructured":"NEC. From MOS integrated circuit \u03bcPD4482162, 4482182, 4482322, 4482362, December 2002. From Data Sheet No. M14522EJ3V0DS00, http:\/\/www.necel.com\/memory\/pdfs\/M14522EJ3V0DS00.pdf."},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"Ashley Saulsbury, Fong Pong, and Andreas Nowatzyk. From Missing the memory wall: the case for processor\/memory integration. From In Proc. 23rd Ann. Int. Symp. on Computer architecture, pages 90\u2013101, 1996.","DOI":"10.1145\/232974.232984"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Hojun Shim, Yongsoo Joo, Yongseok Choi, Hyung Gyu Lee, and Naehyuck Chang. From Low-energy off-chip SDRAM memory systems for embedded applications. From Trans. on Embedded Computing Sys., 2(1):98\u2013130, 2003.","DOI":"10.1145\/605459.605464"},{"issue":"1","key":"13_CR21","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"W.A. Wulf","year":"1995","unstructured":"W.A. Wulf and S.A. McKee. From Hitting the memory wall: Implications of the obvious. From Computer Architecture News, 23(1):20\u201324, March 1995.","journal-title":"From Computer Architecture News"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30102-8_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T21:52:46Z","timestamp":1740520366000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30102-8_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230038","9783540301028"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30102-8_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}