{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:31Z","timestamp":1725566131744},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230038"},{"type":"electronic","value":"9783540301028"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30102-8_17","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T18:38:53Z","timestamp":1284662333000},"page":"199-211","source":"Crossref","is-referenced-by-count":4,"title":["Multiple-Dimension Scalable Adaptive Stream Architecture"],"prefix":"10.1007","author":[{"given":"Mei","family":"Wen","sequence":"first","affiliation":[]},{"given":"Nan","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Haiyan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Chunyuan","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"17_CR1","doi-asserted-by":"crossref","unstructured":"Kapasi, U.J., et al.: programmable stream processor. IEEE computer (Augest 2003)","DOI":"10.1109\/MC.2003.1220582"},{"key":"17_CR2","unstructured":"Dally, B., Hanrahan, P., Fedkiw, R.: A Streaming Supercomputer, Whitepaper (September 2001)"},{"key":"17_CR3","unstructured":"Hoffmann, H., et al.: stream algorithms and architecture. MIT Laboratory for computer science (2003)"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"Kozyrakis, C.E., et al.: Scalable Processors in the Billion-Transistors Era: IRAM. IEEE Computer\u00a030(9) (September 1997)","DOI":"10.1109\/2.612252"},{"key":"17_CR5","unstructured":"Kozyrakis, C.E.: A Media-Enhanced Vector Architecture for Embedded Memory Systems Report No. UCB\/CSD-99-1059 (July 1999)"},{"key":"17_CR6","unstructured":"Taylor, M.B., et al.: The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs, IEEE Micro, 3\/4 (2002)"},{"key":"17_CR7","unstructured":"Score project, http:\/\/brass.cs.berkeley.edu\/SCORE\/"},{"key":"17_CR8","unstructured":"Caspi, E., et al.: A Streaming Multi-Threaded Model. In: The Third Workshop on Media and Stream Processors, in conjunction with MICRO 34, Austin, Texas (December 2001)"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Khailany, B., Dally, W.J., et al.: Imagine: media processing with streams, IEEE micro, 3\/4 (2001)","DOI":"10.1109\/40.918001"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"Kapasi, U.J., Dally, W.J., et al.: the Imagine stream processor. In: Proceedings of 2002 International Conference on Computer Design (2002)","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"17_CR11","unstructured":"Imagine project, http:\/\/cva.stanford.edu\/Imagine\/project\/im_arch.html"},{"key":"17_CR12","doi-asserted-by":"crossref","unstructured":"Fisher, J.A.: Very Long Instruction Word Architectures and the ELI-512, 25 Years ISCA: Retrospectives and Reprints (1998)","DOI":"10.1145\/285930.285985"},{"key":"17_CR13","unstructured":"Shen, L.: The Research and Implementation on Key Issues of Dynamic VLIW Architecture, Ph.D. Thesis, Dept. of Computer Science, National University of Defense Technology (December 2003)"},{"key":"17_CR14","unstructured":"Trip project, http:\/\/www.cs.utexas.edu\/users\/cart\/trips\/"},{"key":"17_CR15","doi-asserted-by":"crossref","unstructured":"Sankaralingam, K., et al.: Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS architecture. In: 30th Annual International Symposium on Computer Architecture (May 2003)","DOI":"10.1145\/859618.859667"},{"key":"17_CR16","unstructured":"Mattson: A Programming System for the Imagine Media Processor, Stanford Ph.D. Thesis (2001)"},{"key":"17_CR17","unstructured":"Tian, Z.: Numerical Simulations of Multiplex Unsteady Flow in Hypersonic Free Stream, Master Thesis, Dept. of Aerospace and Material Engineering, National University of Defense Technology (December 2003)"},{"key":"17_CR18","volume-title":"31st Int\u2019l Symp, Microarchitecture","author":"S. Rixner","year":"1998","unstructured":"Rixner, S., et al.: A Bandwidth-Efficient Architecture for Media Processing. In: 31st Int\u2019l Symp, Microarchitecture, IEEE Computer Society Press, Los Alamitos (1998)"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Dally, W.J., et al.: Merrimac: Supercomputing with streams. In: SC 2003 (November 2003)","DOI":"10.1145\/1048935.1050187"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30102-8_17.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,10]],"date-time":"2021-11-10T02:56:39Z","timestamp":1636512999000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30102-8_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230038","9783540301028"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30102-8_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}