{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:31Z","timestamp":1725566131326},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230038"},{"type":"electronic","value":"9783540301028"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30102-8_3","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T18:38:53Z","timestamp":1284662333000},"page":"16-29","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Victim Mechanism on Sector Cache Organization"],"prefix":"10.1007","author":[{"given":"Chunrong","family":"Lai","sequence":"first","affiliation":[]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Seznec, A.: Decoupled sectored caches. IEEE Trans. on Computers (February 1997)","DOI":"10.1109\/12.565601"},{"key":"3_CR2","volume-title":"Computer architecture: A quantitative approach","author":"D.A. Patterson","year":"1996","unstructured":"Patterson, D.A., Hennessy, J.L.: Computer architecture: A quantitative approach. Morgan Kaufmann Publishers Inc., San Francisco (1996)"},{"key":"3_CR3","unstructured":"Liu, K.-C., King, C.-T.: On the effectiveness of sectored caches in reducing false sharing misses. In: International Conference on Parallel and Distributed Systems (1997)"},{"key":"3_CR4","unstructured":"Hong, W.-K., Han, T.-D., Kim, S.-D., Yang, S.-B.: An Effective Full-Map Directory Scheme for the Sectored Caches, In: International Conference\/ Exhibition on High Performance Computing in Asia Pacific Region (1997)"},{"key":"3_CR5","unstructured":"Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., Roussel, P.: The Microarchitecture of the Pentium\u00ae 4 processor. In: Intel Technology Journal (1st quarter 2001), http:\/\/developer.intel.com\/technology\/itj\/q12001\/articles\/art_2.htm"},{"key":"3_CR6","unstructured":"UltraSPARCTM Iii User\u2019s Manual, Sun Microsystems (1999)"},{"key":"3_CR7","unstructured":"PowerPCTM, MPC7400 RISC Microprocessor Technical Summary, Mororola, Order Number: MPC7400TS\/D, Rev. 0, 8\/1999"},{"key":"3_CR8","unstructured":"Kartunov, V.: IBM PowerPC G5: Another World, X-bit Labs (January 2004), http:\/\/www.xbitlabs.com\/articles\/cpu\/display\/powerpc-g5_6.html"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Jouppi, N.: Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. In: International Symposium on Computer Architecture (1990)","DOI":"10.1145\/325164.325162"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Rothman, J.B., Smith, A.J.: Sector Cache Design and Performance. In: International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (2000)","DOI":"10.1109\/MASCOT.2000.876437"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Seznec, A.: Decoupled sectored caches: conciliating low tag implementation cost. In: International Symposium on. Computer Architecture (1994)","DOI":"10.1145\/192007.192072"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Lipty, J.S.: Structural Aspects of the System\/360 Model 85, Part II: The Cache. IBM Systems Journal\u00a07 (1968)","DOI":"10.1147\/sj.71.0015"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Rothman, J.B., Smith, A.J.: The Pool of SubSectors Cache Design. In: International Conference on Supercomputing (1999)","DOI":"10.1145\/305138.305156"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Hill, M.D., Smith, A.J.: Experimental Evaluation of On-Chip Microprocessor Cache Memories. In: International Symposium on Computer Architecture (June 1984)","DOI":"10.1145\/800015.808178"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Goodman, J.R.: Using Cache Memory to Reduce Processor Memory Traffic. In: International Symposium on Computer Architecture (1983)","DOI":"10.1145\/800046.801647"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Albera, G., Bahar, R.: Power\/performance Advantages of Victim Buffer in High- Performance Processors. In: IEEE Alessandro Volta Memorial Workshop on Low-Power Design (1999)","DOI":"10.1109\/LPD.1999.750402"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Shafai, F., Schultz, K.J., Randall Gibson, G.F., Bluschke, A.G., Somppi, D.E.: Fully Parallel 30-MHz, 2.5-Mb CAM. IEEE journal of solid-state circuits\u00a033(11) (November 1998)","DOI":"10.1109\/4.726560"},{"key":"3_CR18","unstructured":"SPEC CPU 2000 (2000), http:\/\/www.specbench.org\/osg\/cpu2000"},{"key":"3_CR19","unstructured":"SPEC JBB 2000 (2000), http:\/\/www.specbench.org\/jbb2000"},{"key":"3_CR20","unstructured":"Lai, C., Lu, S., Zhao, Q.: Performance Analysis of Speech Recognition Software. In: Workshop on Computer Architecture Evaluation using Commercial Workloads, International Symposium on High Performance Computer Architecture (2002)"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Song, J., Li, J., Chen, Y.-K.: Quality-Delay and Computation Trade-Off Analysis of Acoustic Echo Cancellation On General-Purpose CPU. In: International Conference on Acoustics, Speech, and Signal Processing (2003)","DOI":"10.1109\/ICME.2003.1221747"},{"key":"3_CR22","unstructured":"Uhlig, R., et al.: SoftSDV: A Pre-silicon Software Development Environment for the IA 64 Architecture. Intel Technology Journal (4th quarter 1999), http:\/\/developer.intel.com\/technology\/itj\/q41999\/articles\/art_2.htm"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30102-8_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:40:09Z","timestamp":1605760809000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30102-8_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230038","9783540301028"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30102-8_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}