{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:42Z","timestamp":1725566142021},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230038"},{"type":"electronic","value":"9783540301028"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30102-8_30","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T18:38:53Z","timestamp":1284662333000},"page":"363-372","source":"Crossref","is-referenced-by-count":1,"title":["A Two-Level On-Chip Bus System Based on Multiplexers"],"prefix":"10.1007","author":[{"given":"Kyoung-Sun","family":"Jhang","sequence":"first","affiliation":[]},{"given":"Kang","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Soo Yun","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"Langen, D., Brinkmann, A., Ruckert, U.: High Level Estimation of the Area and Power Consumption of On-Chip Interconnects. In: Proc. of the 13th Annual IEEE International ASIC\/SOC Conference, September 2000, pp. 297\u2013301 (2000)","DOI":"10.1109\/ASIC.2000.880753"},{"key":"30_CR2","unstructured":"AMBA 2.0 Specification, http:\/\/www.arm.com\/products\/solutions\/AMBA_Spec.html"},{"key":"30_CR3","unstructured":"The CoreConnect Bus Architecture, http:\/\/www-3.ibm.com\/chips\/products\/coreconnect\/"},{"key":"30_CR4","unstructured":"Wishbone, http:\/\/www.opencores.org"},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Seceleanu, T., Plosila, J., Liljeberg, P.: On-Chip Segmented Bus: A Self-timed approach. In: IEEE ASIC SoC Conference (2002)","DOI":"10.1109\/ASIC.2002.1158059"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Hsieh, C.-T., Pedram, M.: Architectural energy optimization by bus splitting. In: IEEE Tran. CAD, April 2002, vol.\u00a021(4) (2002)","DOI":"10.1109\/43.992764"},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"Chen, J.Y., Jone, W.B., Wang, J.S., Lu, H.-I., Chen, T.F.: Segmented bus design for low-power systems. IEEE Tran. VLSI Systems\u00a07(1) (March 1999)","DOI":"10.1109\/92.748197"},{"key":"30_CR8","unstructured":"Jhang, K.S., Yi, K., Han, Y.S.: An Efficient Switch Structure for Segmented On- Chip Bus. In: Proc. of Asia-Pacific International Symposium on Information Technology (January 2004)"},{"key":"30_CR9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6065-4","volume-title":"Practical Low Power Digital VLSI Design","author":"G. Yeap","year":"1998","unstructured":"Yeap, G.: Practical Low Power Digital VLSI Design. Kluwer Academic Publisher, Dordrecht (1998)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30102-8_30.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:40:09Z","timestamp":1605760809000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30102-8_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230038","9783540301028"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30102-8_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}