{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:29Z","timestamp":1725566129861},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230038"},{"type":"electronic","value":"9783540301028"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30102-8_38","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T18:38:53Z","timestamp":1284662333000},"page":"449-460","source":"Crossref","is-referenced-by-count":0,"title":["Order Independent Transparency for Image Composition Parallel Rendering Machines"],"prefix":"10.1007","author":[{"given":"Woo-Chan","family":"Park","sequence":"first","affiliation":[]},{"given":"Tack-Don","family":"Han","sequence":"additional","affiliation":[]},{"given":"Sung-Bong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"6","key":"38_CR1","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/40.809374","volume":"19","author":"M. Oka","year":"1999","unstructured":"Oka, M., Suzuoki, M.: Designing and programming the emotion engine. IEEE Micro\u00a019(6), 20\u201328 (1999)","journal-title":"IEEE Micro"},{"issue":"11","key":"38_CR2","doi-asserted-by":"publisher","first-page":"1775","DOI":"10.1109\/4.962301","volume":"36","author":"K. Khan","year":"2001","unstructured":"Khan, K., et al.: A 150-MHz graphics rendering processor with 256-Mb embedded DRAM. IEEE Journal of Solid-State Circuits\u00a036(11), 1775\u20131783 (2001)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"38_CR3","doi-asserted-by":"crossref","unstructured":"Aila, T., Miettinen, V., Nordlund, P.: Delay streams for graphics hardware. In: Proceedings of SIGGRAPH, pp. 792\u2013800 (2003)","DOI":"10.1145\/882262.882347"},{"issue":"4","key":"38_CR4","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/38.291528","volume":"14","author":"S. Molnar","year":"1994","unstructured":"Molnar, S., Cox, M., Ellsworth, M., Fuchs, H.: A sorting classification of parallel rendering. IEEE Computer Graphics and Applications\u00a014(4), 23\u201332 (1994)","journal-title":"IEEE Computer Graphics and Applications"},{"issue":"2","key":"38_CR5","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/38.656790","volume":"18","author":"T. Ikedo","year":"1998","unstructured":"Ikedo, T., Ma, J.: The Truga001: A scalable rendering processor. IEEE computer and graphics and applications\u00a018(2), 59\u201379 (1998)","journal-title":"IEEE computer and graphics and applications"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Nishimura, S., Kunii, T.: VC-1: A scalable graphics computer with virtual local frame buffers. In: Proceedings of SIGGRAPH, August 1996, pp. 365\u2013372 (1996)","DOI":"10.1145\/237170.237275"},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"Molnar, S., Eyles, J., Poulton, J.: PixelFlow: High-speed rendering using image composition. In: Proceedings of SIGGRAPH, July 1992, pp. 231\u2013240 (1992)","DOI":"10.1145\/133994.134067"},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Eyles, J., Molnar, S., Poulton, J., Greer, T., Lastra, A., England, N., Westover, L.: PixelFlow: The realization. In: Proceedings of SIGGRAPH\/EurographicsWorkshop on graphics hardware, August 1997, pp. 57\u201368 (1997)","DOI":"10.1145\/258694.258714"},{"key":"38_CR9","doi-asserted-by":"crossref","unstructured":"Deering, M., Naegle, D.: The SAGE Architecture. In: Proceeddings of SIGGRAPH 2002, July 2002, pp. 683\u2013692 (2002)","DOI":"10.1145\/566654.566638"},{"key":"38_CR10","volume-title":"Computer Graphics, Principles and Practice","author":"J.D. Foley","year":"1990","unstructured":"Foley, J.D., Dam, A., Feiner, S.K., Hughes, J.F.: Computer Graphics, Principles and Practice, 2nd edn. Addison-Wesley, Massachusetts (1990)","edition":"2"},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Torborg, J., Kajiya, J.T.: Talisman: Commodity Realtime 3D graphics for the PC. In: Proceedings of SIGGRAPH, pp. 353\u2013363 (1996)","DOI":"10.1145\/237170.237274"},{"key":"38_CR12","doi-asserted-by":"crossref","unstructured":"Deering, M., Winner, S., Schediwy, B., Duffy, C., Hunt, N.: The triangle processor and normal vector shader: A VLSI system for high performance graphics. In: Proceedings of SIGGRAPH, pp. 21\u201330 (1988)","DOI":"10.1145\/378456.378468"},{"key":"38_CR13","doi-asserted-by":"crossref","unstructured":"Kelley, M., Winner, S., Gould, K.: A scalable hardware render accelerator using a modified scanline algorithm. In: Proceedings of SIGGRAPH, pp. 241\u2013248 (1992)","DOI":"10.1145\/142920.134069"},{"key":"38_CR14","doi-asserted-by":"crossref","unstructured":"Kelley, M., Gould, K., Pease, B., Winner, S., Yen, A.: Hardware accelerated rendering of CSG and transparency. In: proceedings of SIGGRAPH, pp. 177\u2013184 (1994)","DOI":"10.1145\/192161.192196"},{"key":"38_CR15","doi-asserted-by":"crossref","unstructured":"Carpenter, L.: The A-buffer, and antialiased hidden surface method. In: Proceedings of SIGGRAPH, pp. 103\u2013108 (1984)","DOI":"10.1145\/964965.808585"},{"key":"38_CR16","doi-asserted-by":"crossref","unstructured":"Winner, S., Kelly, M., Pease, B., Rivard, B., Yen, A.: Hardware accelerated rendering of antialiasing using a modified A-buffer algorithm. In: Proceedings of SIGGRAPH, pp. 307\u2013316 (1997)","DOI":"10.1145\/258734.258872"},{"issue":"4","key":"38_CR17","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/38.31463","volume":"9","author":"A. Mammeb","year":"1989","unstructured":"Mammeb, A.: Transparency and antialiasing algorithms implemented with virtual pixel maps technique. IEEE computer and graphics and applications\u00a09(4), 43\u201355 (1989)","journal-title":"IEEE computer and graphics and applications"},{"key":"38_CR18","doi-asserted-by":"crossref","unstructured":"Wittenbrink, C.M.: R-Buffer: A pointerless A-buffer hardware architecture. In: Proceedings of SIGGRAPH\/Eurographics Workshop on graphics hardware, pp. 73\u201380 (2001)","DOI":"10.1145\/383507.383529"},{"key":"38_CR19","doi-asserted-by":"crossref","unstructured":"Lee, J.A., Kim, L.S.: Single-pass full-screen hardware accelerated anti-aliasing. In: Proceedings of SIGGRAPH\/Eurographics Workshop on graphics hardware, pp. 67\u201375 (2000)","DOI":"10.1145\/346876.348225"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30102-8_38.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:45:18Z","timestamp":1620013518000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30102-8_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230038","9783540301028"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30102-8_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}