{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:33:40Z","timestamp":1740548020867,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230038"},{"type":"electronic","value":"9783540301028"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30102-8_40","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T18:38:53Z","timestamp":1284662333000},"page":"473-488","source":"Crossref","is-referenced-by-count":1,"title":["Validating Word-Oriented Processors for Bit and Multi-word Operations"],"prefix":"10.1007","author":[{"given":"Ruby B.","family":"Lee","sequence":"first","affiliation":[]},{"given":"Xiao","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Zhijie Jerry","family":"Shi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"40_CR1","volume-title":"Applied Cryptography","author":"B. Schneier","year":"1996","unstructured":"Schneier, B.: Applied Cryptography, 2nd edn. John Wiley & Sons, Inc., Chichester (1996)","edition":"2"},{"key":"40_CR2","unstructured":"NIST (National Institute of Standards and Technology), Advanced Encryption Standard (AES) - FIPS Pub. 197 (November 2001)"},{"key":"40_CR3","doi-asserted-by":"crossref","unstructured":"Burke, J., McDonald, J., Austin, T.: Architectural support for fast symmetric-key cryptography. In: Proceedings of ASPLOS 2000, November 2000, pp. 178\u2013189 (2000)","DOI":"10.1145\/378993.379238"},{"key":"40_CR4","doi-asserted-by":"crossref","unstructured":"Wu, L., Weaver, C., Austin, T.: CryptoManiac: a fast flexible architecture for secure communication. In: Proceedings of the 28th International Symposium on Computer Architecture, June 2001, pp. 110\u2013119 (2001)","DOI":"10.1145\/379240.379256"},{"issue":"6","key":"40_CR5","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/40.977759","volume":"21","author":"R.B. Lee","year":"2001","unstructured":"Lee, R.B., Shi, Z., Yang, X.: Efficient permutation instructions for fast software cryptography. IEEE Micro\u00a021(6), 56\u201369 (2001)","journal-title":"IEEE Micro"},{"issue":"4","key":"40_CR6","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/40.526925","volume":"16","author":"R.B. Lee","year":"1996","unstructured":"Lee, R.B.: Subword parallelism with MAX-2. IEEE Micro\u00a016(4), 51\u201359 (1996)","journal-title":"IEEE Micro"},{"issue":"2","key":"40_CR7","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1109\/40.848475","volume":"20","author":"K. Diefendorff","year":"2000","unstructured":"Diefendorff, K., et al.: AltiVec extension to PowerPC accelerates media processing. IEEE Micro\u00a020(2), 85\u201395 (2000)","journal-title":"IEEE Micro"},{"key":"40_CR8","unstructured":"IA-64 application developer\u2019s architecture guide. Intel Corp. (May 1999)"},{"key":"40_CR9","doi-asserted-by":"crossref","unstructured":"Yang, X., Vachharajani, M., Lee, R.B.: Fast subword permutation instructions based on butterfly networks. In: Proceedings of SPIE 2000, January 2000, pp. 80\u201386 (2000)","DOI":"10.1117\/12.375241"},{"key":"40_CR10","doi-asserted-by":"crossref","unstructured":"Yang, X., Lee, R.B.: Fast subword permutation instructions using omega and flip network stages. In: Proceedings of the International Conference on Computer Design, September 2000, pp. 15\u201322 (2000)","DOI":"10.1109\/ICCD.2000.878264"},{"key":"40_CR11","unstructured":"Shi, Z., Lee, R.B.: Bit permutation instructions for accelerating software cryptography. In: Proceedings of the IEEE International Conference on Application- Specific Systems, Architectures and Processors, July 2000, pp. 138\u2013148 (2000)"},{"key":"40_CR12","doi-asserted-by":"crossref","unstructured":"McGregor, J.P., Lee, R.B.: Architectural enhancements for fast subword permutations with repetitions in cryptographic applications. In: Proceedings of the International Conference on Computer Design, September 2001, pp. 453\u2013461 (2001)","DOI":"10.1109\/ICCD.2001.955065"},{"key":"40_CR13","unstructured":"Lee, R.B., Shi, Z., Yang, X.: How a processor can permute n bits in O(1) cycles. In: Proceedings of Hot Chips 14 - A Symposium on High Performance Chips (August 2002)"},{"key":"40_CR14","doi-asserted-by":"crossref","unstructured":"Palacharla, S., Jouppi, N.P., Smith, J.E.: Complexity-effective superscalar processors. In: Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 206\u2013218 (1997)","DOI":"10.1145\/264107.264201"},{"issue":"5","key":"40_CR15","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1109\/4.668985","volume":"33","author":"J.A. Farell","year":"1998","unstructured":"Farell, J.A., Fischer, T.C.: Issue logic for a 600-mhz out-of-order execution microprocessor. IEEE Journal of Solid-State Circuits\u00a033(5), 707\u2013712 (1998)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"40_CR16","doi-asserted-by":"crossref","unstructured":"Onder, S., Gupta, R.: Superscalar execution with direct data forwarding. In: Proceedings of the 1998 ACM\/IEEE Conference on Parallel Architectures and Compilation Techniques, pp. 130\u2013135 (1998)","DOI":"10.1109\/PACT.1998.727183"},{"key":"40_CR17","doi-asserted-by":"crossref","unstructured":"Henry, D.S., Kuszmaul, B.C., Loh, G.H., Sami, R.: Circuits for wide-window superscalar processors. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 236\u2013247 (2000)","DOI":"10.1145\/339647.339689"},{"key":"40_CR18","doi-asserted-by":"crossref","unstructured":"Canal, R., Gonzalez, A.: A Low-complexity issue logic. In: Proceedings of the 14th international conference on Supercomputing, pp. 327\u2013335 (2000)","DOI":"10.1145\/335231.335263"},{"key":"40_CR19","doi-asserted-by":"crossref","unstructured":"Stark, J., Brown, M.D., Patt, Y.N.: On pipelining dynamic instruction scheduling logic. In: Proceedings of the 33th Annual ACM\/IEEE International Symposium on Microarchitecture, pp. 57\u201366 (2000)","DOI":"10.1145\/360128.360136"},{"key":"40_CR20","doi-asserted-by":"crossref","unstructured":"Brown, M.D., Stark, J., Patt, Y.N.: Select-free instruction scheduling logic. In: Proceedings of the 34th ACM\/IEEE International Symposium on Microarchitecture, December 2001, pp. 204\u2013213 (2001)","DOI":"10.1109\/MICRO.2001.991119"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30102-8_40.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T21:52:33Z","timestamp":1740520353000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30102-8_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230038","9783540301028"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30102-8_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}