{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:36Z","timestamp":1725566136886},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_108","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"965-969","source":"Crossref","is-referenced-by-count":0,"title":["Simulation Platform for Architectural Verification and Performance Analysis in Core-Based SoC Design"],"prefix":"10.1007","author":[{"given":"Unai","family":"Bidarte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Armando","family":"Astarloa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Luis","family":"Mart\u00edn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jon","family":"Andreu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"108_CR1","doi-asserted-by":"crossref","unstructured":"Lahiri, K., Raghunathan, A., Dey, S.: Efficient Exploration of the SoC Communication Architecture Design Space. In: Computer Aided Design, pp. 424\u2013430 (2000)","DOI":"10.1109\/ICCAD.2000.896509"},{"key":"108_CR2","doi-asserted-by":"crossref","unstructured":"Clauberg, R., Buchmann, P., Herkersdorf, A., Webb, D.J.: Design Methodology for a Large Communication Chip. In: IEEE Desing and Test of Computers, July-September 2000, pp. 86\u201394 (2000)","DOI":"10.1109\/54.867899"},{"key":"108_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2803-3","volume-title":"Hardware-Software Codesign for Data-Flow Dominated Embedded Systems","author":"R. Niemann","year":"1998","unstructured":"Niemann, R., Marwedel, P.: Hardware-Software Codesign for Data-Flow Dominated Embedded Systems. Kluwer Academic Publishers, Boston (1998)"},{"key":"108_CR4","unstructured":"Vermeulen, F.: Reuse of System-Level Design Components in Data-Dominated Digital Systems. PhD thesis, Katholieke Universiteit Leuven, Belgi\u00eb (2002)"},{"issue":"4","key":"108_CR5","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/54.808196","volume":"16","author":"T. Thomas","year":"1999","unstructured":"Thomas, T.: Technology for IP Reuse and Portability. IEEE Design and Test of Computers\u00a016(4), 7\u201313 (1999)","journal-title":"IEEE Design and Test of Computers"},{"key":"108_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"497","DOI":"10.1007\/978-3-540-45234-8_49","volume-title":"Field Programmable Logic and Application","author":"U. Bidarte","year":"2003","unstructured":"Bidarte, U., Astarloa, A., Zuloaga, A., Jim\u00e9nez, J., de Alegr\u00eda, I.M.: Core-Based Reusable Architecture for Slave Circuits with Extensive Data Exchange Requeriments. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 497\u2013506. Springer, Heidelberg (2003)"},{"key":"108_CR7","unstructured":"Opencores and Silicore. WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores, Revision: B.3 (2002), \n                    \n                      http:\/\/www.opencores.org\/wishbone\/"},{"key":"108_CR8","volume-title":"Reuse Methodology Manual","author":"M. Keating","year":"2002","unstructured":"Keating, M., Bricaud, P.: Reuse Methodology Manual. Kluwer Academic Publishers, Dordrecht (June 2002)"},{"issue":"6","key":"108_CR9","doi-asserted-by":"publisher","first-page":"768","DOI":"10.1109\/43.924830","volume":"20","author":"K. Lahiri","year":"2001","unstructured":"Lahiri, K., Raghunathan, A., Dey, S.: System-Level Performance Analysis for Designing On-Chip Communication. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a020(6), 768\u2013783 (2001)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"108_CR10","first-page":"6","volume":"16","author":"G.D. Peterson","year":"1999","unstructured":"Peterson, G.D., Willis, J.C.: High-Performance Hardware Description Language Simulation: Modeling Issues and Recommended Practices. Transactions of The Society for Computer Simulation International\u00a016(1), 6\u201315 (1999)","journal-title":"Transactions of The Society for Computer Simulation International"},{"issue":"1","key":"108_CR11","first-page":"24","volume":"36","author":"A. Higashi","year":"2000","unstructured":"Higashi, A., Tamaki, K., Sasaki, T.: Verification Methodology for a Complex System-on-a-Chip. Fujitsu Scientific and Technical Journal\u00a036(1), 24\u201330 (2000)","journal-title":"Fujitsu Scientific and Technical Journal"},{"key":"108_CR12","volume-title":"Writing Testbenches. Functional Verification of HDL Models","author":"J. Bergeron","year":"2001","unstructured":"Bergeron, J.: Writing Testbenches. Functional Verification of HDL Models. Kluwer Academic Publishers, USA (2001)"},{"key":"108_CR13","volume-title":"Tcl and the Tk Toolkit","author":"J.K. Ousterhout","year":"1994","unstructured":"Ousterhout, J.K.: Tcl and the Tk Toolkit. Addison-Wesley, Reading (1994)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_108.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:46:29Z","timestamp":1620013589000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_108","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}