{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T17:13:54Z","timestamp":1790961234220,"version":"4.1.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540229896","type":"print"},{"value":"9783540301172","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_11","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"84-94","source":"Crossref","is-referenced-by-count":30,"title":["Power Analysis Attacks Against FPGA Implementations of the DES"],"prefix":"10.1007","author":[{"given":"Fran\u00e7ois-Xavier","family":"Standaert","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S\u0131dd\u0131ka Berna","family":"\u00d6rs","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Jacques","family":"Quisquater","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bart","family":"Preneel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"11_CR1","series-title":"Lecture Notes in Computer Science","first-page":"398","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 398\u2013412. Springer, Heidelberg (1999)"},{"key":"11_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1007\/978-3-540-45238-6_4","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"S.B. Ors","year":"2003","unstructured":"Ors, S.B., Oswald, E., Preneel, B.: Power-Analysis Attacks on an FPGA \u2013 First Experimental Results. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 35\u201350. Springer, Heidelberg (2003)"},{"key":"11_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1007\/978-3-540-45234-8_68","volume-title":"Field Programmable Logic and Application","author":"F.X. Standaert","year":"2003","unstructured":"Standaert, F.X., van Oldeneel, L., Samyde, D., Quisquater, J.J.: Power Analysis of FPGAs, How Practical is the Attack? In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 701\u2013711. Springer, Heidelberg (2003)"},{"key":"11_CR4","unstructured":"Brier, E., Clavier, C., Olivier, F.: Optimal Statistical Power Analysis, IACR e-print archive 2003\/152"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Ors, S.B., Gurkaynak, F., Oswald, E., Preneel, B.: Power-Analysis Attack on an ASIC AES implementation. In: The Proceedings of ITCC 2004, Las Vegas, April 5-7 (2004)","DOI":"10.1109\/ITCC.2004.1286711"},{"key":"11_CR6","unstructured":"Xilinx: Virtex 2.5V Field Programmable Gate Arrays Data Sheet, http:\/\/www.xilinx.com"},{"key":"11_CR7","volume-title":"Digital Integrated Circuits","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M.: Digital Integrated Circuits. Prentice Hall International, Englewood Cliffs (1996)"},{"key":"11_CR8","unstructured":"National Bureau of Standards. FIPS PUB 46, The Data Encryption Standard (January 1977)"},{"key":"11_CR9","unstructured":"NIST Home page, http:\/\/csrc.nist.gov\/CryptoToolkit\/aes\/"},{"key":"11_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1007\/978-3-540-45234-8_19","volume-title":"Field Programmable Logic and Application","author":"G. Rouvroy","year":"2003","unstructured":"Rouvroy, G., Standaert, F.X., Quisquater, J.J., Legat, J.D.: Design Strategies and Modified Descriptions to Optimize Cipher FPGA Implementations: Fast and Compact Results for DES and Triple-DES. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 181\u2013193. Springer, Heidelberg (2003)"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Shang, L., Kaviani, A., Bathala, K.: Dynamic Power Consumption in Virtex2 FPGA Family. In: FPGA 2002, Monterey, California (2002)","DOI":"10.1145\/503048.503072"},{"key":"11_CR12","unstructured":"Mc Daniel, L.T.: An Investigation of Differential Power Analysis Attacks on FPGAbased Encryption Systems, Master Thesis, Virginia Polytechnic Insitute, May 29 (2003)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:41:06Z","timestamp":1605760866000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004]]}}}