{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:44Z","timestamp":1725566144454},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_123","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"1042-1046","source":"Crossref","is-referenced-by-count":2,"title":["FiPRe: An Implementation Model to Enable Self-Reconfigurable Applications"],"prefix":"10.1007","author":[{"given":"Leandro","family":"M\u00f6ller","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ney","family":"Calazans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Moraes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Bri\u00e3o","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ewerson","family":"Carvalho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Camozzato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"123_CR1","doi-asserted-by":"crossref","unstructured":"Barat, F., Lauwereins, R.: Reconfigurable instruction set processors: a survey. In: Rapid System Prototyping (RSP 2000), pp. 168\u2013173 (2000)","DOI":"10.1109\/IWRSP.2000.855217"},{"key":"123_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1007\/978-3-540-48302-1_5","volume-title":"Field Programmable Logic and Applications","author":"D. Robinson","year":"1999","unstructured":"Robinson, D., Lysaght, P.: Modeling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems using the DCS CAD Framework. In: Lysaght, P., Irvine, J., Hartenstein, R.W. (eds.) FPL 1999. LNCS, vol.\u00a01673, pp. 41\u201350. Springer, Heidelberg (1999)"},{"issue":"9","key":"123_CR3","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1109\/MC.2003.1231200","volume":"36","author":"J. Henkel","year":"2003","unstructured":"Henkel, J.: Closing the SoC Design Gap. IEEE Computer\u00a036(9), 119\u2013121 (2003)","journal-title":"IEEE Computer"},{"key":"123_CR4","unstructured":"Moraes, F., Calazans, N.: R8 Processor Architecture and Organization Specification and Design Guidelines (2003), \n                    \n                      http:\/\/www.inf.pucrs.br\/~gaph\/Projects\/R8\/public\/R8_arq_spec_eng.pdf"},{"key":"123_CR5","unstructured":"Xilinx, Inc. Two Flows for Partial Reconfiguration: Module Based or Difference Based. Application Note XAPP290, Version 1.1 (2003)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_123.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:46:34Z","timestamp":1620013594000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_123"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_123","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}