{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:59:11Z","timestamp":1742392751930},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_14","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"115-124","source":"Crossref","is-referenced-by-count":8,"title":["Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures"],"prefix":"10.1007","author":[{"given":"Alexander","family":"Thomas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juergen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","unstructured":"Kress, R.: A fast reconfigurable ALU for Xputers; Ph. D. dissertation, Kaiserslautern University (1996)"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Becker, J., Pionteck, T., Glesner, M.: DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communication Applications. In: 10th International Conference on Field Programmable Logic and Applications, Villach, \u00d6sterreich (2000)","DOI":"10.1007\/3-540-44614-1_34"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Becker, J., Hartenstein, R.: Configware and Morphware going Mainstream. Elsevier Journal of Systems Architecture JSA (Special Issue on Reconfigurable Systems) (Oktober 2003)","DOI":"10.1016\/S1383-7621(03)00073-0"},{"key":"14_CR4","unstructured":"Becker, J., Thomas, A., Vorbach, M., Baumgarte, V.: An Industrial\/Academic Configurable System-on-Chip Project (CSoC): Coarse-grain XPP-\/Leon-based Architecture Integration. In: Kongressbericht Design, Automation and Test in Europe Conference (DATE 2003), M\u00fcnchen, M\u00e4rz (2003)"},{"key":"14_CR5","unstructured":"Becker, J., Thomas, A., Scheer, M.: Datapath and Compiler Integration of Coarsegrain Reconfigurable XPP-Arrays into Pipelined RISC Processors. In: Kongressbericht Proceedings of IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC 2003), Darmstadt, Germany, Dezember 1-3 (2003)"},{"key":"14_CR6","unstructured":"PACT XPP Technologies Corporation, http:\/\/www.pactcorp.com"},{"key":"14_CR7","unstructured":"Baumgarte, V., Mayr, F., N\u00fcckel, A., Vorbach, M., Weinhardt, M.: PACT XPP Technologies - A Self-Reconfigurable Data Processing Architecture. In: The 1st Int\u2019l. Conference of Engineering of Reconfigurable Systems and Algorithms (ERSA 2001), Las Vegas, NV (June 2001)"},{"key":"14_CR8","unstructured":"Xilinx, Inc., http:\/\/www.xilinx.com"},{"key":"14_CR9","unstructured":"Altera Corp., http:\/\/www.altera.com"},{"key":"14_CR10","unstructured":"Triscend A7 Configurable System-on-Chip Platform - Data Sheet, http:\/\/www.triscend.com\/products\/dsa7csoc_summary.pdf"},{"key":"14_CR11","unstructured":"Atmel Corp., http:\/\/www.atmel.com"},{"key":"14_CR12","unstructured":"QuickSilver Technology, Inc., http:\/\/www.quicksilvertech.com"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Copen Goldstein, S., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R.R., Laufer, R.: PipeRench: a Coprocessor for Streaming Multimedia Acceleration. In: ISCA 1999 (1999), http:\/\/www.ece.cmu.edu\/research\/piperench\/","DOI":"10.1145\/307338.300982"},{"key":"14_CR14","unstructured":"Bagherzadeh, N., Kurdahi, F.J., Singh, H., Lu, G., Lee, M.: Design and Implementation of the MorphoSys Reconfigurable Computing Processor. J. of VLSI and Signal Processing-Systems for Signal, Image and Video Technology 3 (2000)"},{"key":"14_CR15","unstructured":"Zhang, H., Prabhu, V., George, V., Wan, M., Benes, M., Abnous, A.: A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications. In: Proc. of ISSCC 2000 (2000)"},{"key":"14_CR16","unstructured":"DRLE, dynamic reconfigurable logic engine, http:\/\/www.nec.co.jp\/press\/en\/9902\/1502-01.html"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:41:09Z","timestamp":1605760869000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}