{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T21:32:45Z","timestamp":1776807165526,"version":"3.51.2"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540229896","type":"print"},{"value":"9783540301172","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_16","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"135-144","source":"Crossref","is-referenced-by-count":39,"title":["Improving FPGA Performance and Area Using an Adaptive Logic Module"],"prefix":"10.1007","author":[{"given":"Mike","family":"Hutton","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jay","family":"Schleicher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Lewis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce","family":"Pedersen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sinan","family":"Kaptanoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregg","family":"Baeckler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boris","family":"Ratchev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ketan","family":"Padalia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Bourgeault","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henry","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul","family":"Saini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"16_CR1","doi-asserted-by":"crossref","unstructured":"Ahmed, Rose, J.: The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density. In: Proc. ACM Symp. FPGAs, pp. 3\u201312 (2000)","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Anderson, J., Najm, F., Tuan, T.: Active Leakage Power Optimization for FPGAs. In: Proc. ACM Symp. FPGAs, pp. 33\u201341 (2004)","DOI":"10.1145\/968280.968287"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input Sharing and Size. In: Proc. Custom Integrated Circuits Conference, pp. 551\u2013554 (1997)","DOI":"10.1109\/CICC.1997.606687"},{"key":"16_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Subicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Subicron FPGAs. Kluwer, Dordrecht (1999)"},{"key":"16_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","volume-title":"Field-Programmable Gate Arrays","author":"S. Brown","year":"1992","unstructured":"Brown, S., Francis, R., Rose, J., Vranesic, Z.: Field-Programmable Gate Arrays. Kluwer, Dordrecht (1992)"},{"issue":"1","key":"16_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J. Cong","year":"1994","unstructured":"Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs. IEEE Trans. CAD\u00a013(1), 1\u201312 (1994)","journal-title":"IEEE Trans. CAD"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Cong, J., Peck, J., Ding, Y.: RASP: A General Logic Synthesis System for SRAMbased FPGAs. In: Proc. ACM Symp. FPGAs, pp. 137\u2013143 (1996)","DOI":"10.1145\/228370.228390"},{"key":"16_CR8","unstructured":"He, J., Rose, J.: Advantages of Heterogeneous Logic Block Architecture for FPGAs. In: Proc. IEEE Custom Integrated Circuits Conf (CICC), pp. 7.4.1\u20137.4.5 (1993)"},{"key":"16_CR9","doi-asserted-by":"crossref","unstructured":"Kaviani, Brown, S.: Hybrid FPGA Architecture. In: Proc. ACM Synp. FPGAs, pp. 3\u20139 (1996)","DOI":"10.1109\/FPGA.1996.242249"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Kouloheris, J., El Gamal, A.: FPGA Performance vs. Cell Granularity. In: Proc. of Custom Integrated Circuits Conference, May 1991, pp. 6.2.1\u20136.2.4 (1991)","DOI":"10.1109\/CICC.1991.164048"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Lemieux, G., Lewis, D.: Using Sparse Crossbars Within LUT Clusters. In: Proc. ACM Symp. FPGAs, pp. 59\u201368 (2001)","DOI":"10.1145\/360276.360299"},{"key":"16_CR12","doi-asserted-by":"crossref","unstructured":"Rose, J., Francis, R.J., Lewis, D., Chow, P.: Architecture of Field-Programmable Gate Arrays: The Effect of Logic Functionality on Area Efficiency. IEEE Journal of Solid-State Circuits, 1217\u20131225 (1990)","DOI":"10.1109\/4.62145"},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"Rose, J., Francis, R.J., Chow, P., Lewis, D.: The Effect of Logic Block Complexity on Area of Programmable Gate Arrays. In: Proc. IEEE Custom Integrated Circuits Conference (CICC), pp. 5.3.1\u20135.3.5 (1989)","DOI":"10.1109\/CICC.1989.56691"},{"key":"16_CR14","unstructured":"Singh, S.: The Effect of Logic Block Architecture on FPGA Performance., M.A.Sc. Thesis, University of Toronto (1991)"},{"issue":"3","key":"16_CR15","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1109\/4.121549","volume":"27","author":"S. Singh","year":"1992","unstructured":"Singh, S., Rose, J., Chow, P., Lewis, D.: The Effect of Logic Block Architecture on FPGA Performance. IEEE Journal of Solid-State Circuits\u00a027(3), 282\u2013287 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Trimberger, S., Duong, K., Conn, B.: Architecture Issues and Solutions for a High- Capacity FPGA. In: Proc. ACM Synp. FPGAs, pp. 3\u20139 (1997)","DOI":"10.1145\/258305.258306"},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"Veenstra, K., Pedersen, B., Schleicher, J., Sung, C.: Optimizations for a Highly Cost- Efficient Programmable Logic Architecture. In: Proc. ACM Symp. FPGAs, pp. 20\u201324 (1998)","DOI":"10.1145\/275107.275115"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T22:30:49Z","timestamp":1740522649000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004]]}}}