{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T15:48:06Z","timestamp":1756309686627},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_18","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"158-167","source":"Crossref","is-referenced-by-count":23,"title":["Simultaneous Timing Driven Clustering and Placement for FPGAs"],"prefix":"10.1007","author":[{"given":"Gang","family":"Chen","sequence":"first","affiliation":[]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: International Workshop on Field Programmable Logic and Application, pp. 213\u2013222 (1997)","key":"18_CR1","DOI":"10.1007\/3-540-63465-7_226"},{"unstructured":"Betz, V.: Architecture and CAD for Speed and Area Optimization of FPGAs. Ph. D. Dissertation, University of Toronto (1998)","key":"18_CR2"},{"key":"18_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs, February 1999. Kluwer Academic Publishers, Dordrecht (1999)"},{"doi-asserted-by":"crossref","unstructured":"Bozorgzadeh, E., Ogrenci, S., Sarrafzadeh, M.: Routability-Driven Packing for Cluster-Based FPGAs. ASPDAC, Yokohama, Japan (2001)","key":"18_CR4","DOI":"10.1109\/ASPDAC.2001.913379"},{"doi-asserted-by":"crossref","unstructured":"Caldwell, A.E., Kahng, A.B., Markov, I.L.: Can Recursive Bisection Alone Produce Routable Placements? In: ACM\/IEEE Design Automation Conference, pp. 477\u2013482 (2000)","key":"18_CR5","DOI":"10.1145\/337292.337549"},{"doi-asserted-by":"crossref","unstructured":"Chan, T., Cong, J., Kong, T., Shinnerl, J.: Multilevel Optimization for Large-scale Circuit Placement. In: Proc. IEEE International Conference on Computer Aided Design, San Jose, California, November 2000, pp. 171\u2013176 (2000)","key":"18_CR6","DOI":"10.1109\/ICCAD.2000.896469"},{"issue":"4","key":"18_CR7","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1109\/TCAD.2003.809661","volume":"22","author":"C.-C. Chang","year":"2002","unstructured":"Chang, C.-C., Cong, J., Pan, D., Yuan, X.: Multilevel Global Placement with Congestion Control. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a022(4), 395\u2013409 (2002)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"unstructured":"Cheng, C.: RISA: Accurate and Efficient Placement Routability Modeling. In: IEEE\/ACM International Conference on Computer-Aided Design, pp. 690\u2013695 (1994)","key":"18_CR8"},{"issue":"1","key":"18_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J. Cong","year":"1994","unstructured":"Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs. IEEE Trans. on Computer-Aided Design\u00a013(1), 1\u201312 (1994)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"doi-asserted-by":"crossref","unstructured":"Cong, J., Li, H., Wu, C.: Simultaneous Circuit Partitioning\/Clustering with Retiming for Performance Optimization. In: Proc. 36th ACM\/IEEE Design Automation Conf., New Orleans, Louisiana, June 1999, pp. 460\u2013465 (1999)","key":"18_CR10","DOI":"10.1145\/309847.309980"},{"key":"18_CR11","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1109\/TCAD.1985.1270101","volume":"4","author":"A. Dunlop","year":"1985","unstructured":"Dunlop, A., Kernighan, B.: A Procedure for Placement of Standard-Cell VLSI Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a04, 92\u201398 (1985)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Eisenmann, H., Johannes, F.M.: Generic Global Placement and Floorplanning. In: ACM\/IEEE Design Automation Conference, pp. 269\u2013274 (1998)","key":"18_CR12","DOI":"10.1145\/277044.277119"},{"unstructured":"Hur, S.-W., Lillis, J.: Mongrel: Hybrid Techniques for Standard Cell Placement. In: IEEE\/ACM International Conference on Computer-Aided Design, pp. 165\u2013170 (2000)","key":"18_CR13"},{"doi-asserted-by":"crossref","unstructured":"Kirkpatrick, S.S., Gelatt, C., Vecchi, M.: Optimization by Simulated Annealing. Science, 671\u2013680 (May 13, 1983)","key":"18_CR14","DOI":"10.1126\/science.220.4598.671"},{"key":"18_CR15","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1109\/43.67789","volume":"10","author":"J.M. Kleinhans","year":"1991","unstructured":"Kleinhans, J.M., Sigl, G., Johannes, F.M., Antreich, K.J.: GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a010, 356\u2013365 (1991)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Kong, T.: A Novel Net Weighting Algorithm for Timing-driven Placement. In: IEEE\/ACM International Conference on Computer-Aided Design, pp. 172\u2013176 (2002)","key":"18_CR16","DOI":"10.1145\/774572.774597"},{"doi-asserted-by":"crossref","unstructured":"Marquardt, A., Betz, V., Rose, J.: Using Cluster-Based Logic Blocks and Timing- Driven Packing to Improve FPGA Speed and Density. In: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, pp. 37\u201346 (1999)","key":"18_CR17","DOI":"10.1145\/296399.296426"},{"doi-asserted-by":"crossref","unstructured":"Marquardt, A., Betz, V., Rose, J.: Timing-Driven Placement for FPGAs. In: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, pp. 203\u2013213 (February 2000)","key":"18_CR18","DOI":"10.1145\/329166.329208"},{"unstructured":"Sentovich, E., Singh, K., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P., Brayton, R., Sangiovanni-Vincentelli, A.: SIS: A System for Sequential Circuit Synthesis. Electronics Research Laboratory, Memorandum No. UCB\/ERL M92\/41 (1992)","key":"18_CR19"},{"doi-asserted-by":"crossref","unstructured":"Sigl, G., Doll, K., Johannes, F.M.: Analytical Placement: A Linear or a Quadratic Objective Function? In: ACM\/IEEE Design Automation Conference, pp. 427\u2013432 (1991)","key":"18_CR20","DOI":"10.1145\/127601.127707"},{"doi-asserted-by":"crossref","unstructured":"Swartz, W., Sechen, C.: Timing Driven Placement for Large Standard Cell Circuits. In: ACM\/IEEE Design Automation Conference, pp. 211\u2013215 (1995)","key":"18_CR21","DOI":"10.1145\/217474.217531"},{"unstructured":"Wang, M., Yang, X., Sarrafzadeh, M.: Dragon2000: Standard-Cell Placement Tool For Large Industry Circuits. In: IEEE\/ACM International Conference on Computer-Aided Design, pp. 260\u2013263 (2000)","key":"18_CR22"},{"unstructured":"Zhong, K., Dutt, S.: Effective Partitioning-Driven Placement with Simultaneous Level Processing and Global Net Views. In: Proc. IEEE International Conference on Computer Aided Design, San Jose, California, November 2000, pp. 254\u2013259 (2000)","key":"18_CR23"},{"unstructured":"The FPGA Place-and-Route Challenge, http:\/\/www.eecg.toronton.edu\/~aughn\/challenge\/challenge.html","key":"18_CR24"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:41:12Z","timestamp":1605760872000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}