{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:10:34Z","timestamp":1740525034869,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_20","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"179-188","source":"Crossref","is-referenced-by-count":4,"title":["Compact Buffered Routing Architecture"],"prefix":"10.1007","author":[{"given":"A.","family":"Lodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Giansante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Chiesa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Ciccarelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Campi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Toma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"DeHon, A.: DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, California, April 1994, pp. 31\u201339 (1994)","key":"20_CR1","DOI":"10.1109\/FPGA.1994.315596"},{"unstructured":"Trimberger, S., Carberry, D., Jhonson, A., Wong, J.: A Time Multiplexed FPGA. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, California, April 1997, pp. 34\u201340 (1997)","key":"20_CR2"},{"doi-asserted-by":"crossref","unstructured":"Sheng, M., Rose, J.: Mixing buffers and pass transistors in FPGA routing architectures. In: ACM\/SIGDA International Symposium on FPGAs, pp. 75\u201384 (February 2001)","key":"20_CR3","DOI":"10.1145\/360276.360302"},{"doi-asserted-by":"crossref","unstructured":"Lemieux, G., Lewis, D.: Circuit Design of Routing Switches. In: ACM\/SIGDA International Symposium on FPGAs (February 2002)","key":"20_CR4","DOI":"10.1145\/503049.503052"},{"doi-asserted-by":"crossref","unstructured":"DeHon, A.: Entropy, Counting, and Programmable Interconnect. In: ACM\/SIGDA International Symposium on FPGAs (February 1996)","key":"20_CR5","DOI":"10.1109\/FPGA.1996.242346"},{"key":"20_CR6","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1049\/el:20030204","volume":"38","author":"A. Lodi","year":"2003","unstructured":"Lodi, A., Ciccarelli, L., Cappelli, A., Campi, F.: M, Toma. Decoder-based interconnect structure for multi-context FPGAs. Electronic Letters\u00a038, 362\u2013364 (2003)","journal-title":"Electronic Letters"},{"doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: VPR: A New Packing, Placement, and Routing Tool for FPGA Research. In: International Workshop on Field Programmable Logic and Applications (September 1997)","key":"20_CR7","DOI":"10.1007\/3-540-63465-7_226"},{"doi-asserted-by":"crossref","unstructured":"Lodi, A., Toma, M., Campi, F., Cappelli, A., Canegallo, R., Guerrieri, R.: A Pipelined Configurable Gate Array for Embedded Processors. In: Proceedings of the 11th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, February 2003, pp. 21\u201330 (2003)","key":"20_CR8","DOI":"10.1145\/611819.611822"},{"unstructured":"Mucci, C., Chiesa, C., Lodi, A., Toma, M., Campi, F.: A C-based Algorithm Development Flow for a Reconfigurable Processor Architecture. In: International Symposium on System-on-Chip, Tampere, Finland (2003)","key":"20_CR9"},{"unstructured":"Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., Sangiovanni-Vincentelli, A.: SIS: A System for Sequential Circuit Synthesis. UCB\/ERL M92\/41 (1992)","key":"20_CR10"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T22:30:10Z","timestamp":1740522610000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}