{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:52Z","timestamp":1725566152505},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_21","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"189-199","source":"Crossref","is-referenced-by-count":2,"title":["On Optimal Irregular Switch Box Designs"],"prefix":"10.1007","author":[{"given":"Hongbing","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Liang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chak-Chung","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiping","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"21_CR1","doi-asserted-by":"crossref","first-page":"652","DOI":"10.1109\/ICCAD.1996.571342","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design","author":"V. Betz","year":"1996","unstructured":"Betz, V., Rose, J.: Directional bias and non-uniformity in FPGA global routing architectures. In: Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, Washington, November 10-14, pp. 652\u2013659. IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: A New Packing, Placement and Routing Tool for FPGA Research. In: Seventh International Workshop on Field-Programmable Logic and Applications, pp. 213\u2013222 (1997)","DOI":"10.1007\/3-540-63465-7_226"},{"key":"21_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecure and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecure and CAD for Deep-Submicron FPGAs. Kluwer-Academic Publisher, Boston (1999)"},{"key":"21_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","volume-title":"Field Programmable Gate Arrays","author":"S. Brown","year":"1992","unstructured":"Brown, S., Francis, R., Rose, J., Vranesic, Z.: Field Programmable Gate Arrays. Kluwer-Academic Publisher, Boston (1992)"},{"issue":"1","key":"21_CR5","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1145\/225871.225886","volume":"1","author":"Y.-W. Chang","year":"1996","unstructured":"Chang, Y.-W., Wong, D.F., Wong, C.K.: Universal switch modules for FPGA design. ACM Transactions on Design Automation of Electronic Systems\u00a01(1), 80\u2013101 (1996)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"1","key":"21_CR6","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1006\/inco.1994.1067","volume":"113","author":"E. Contejean","year":"1994","unstructured":"Contejean, E., Devie, H.: An efficient incremental algorithm for solving systems of linear diophantine equations. Inform. and Comput.\u00a0113(1), 143\u2013172 (1994)","journal-title":"Inform. and Comput."},{"issue":"1","key":"21_CR7","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/TC.2003.1159751","volume":"52","author":"H. Fan","year":"2003","unstructured":"Fan, H., Liu, J., Wu, Y.L.: General models and a reduction design technique for FPGA switch box designs. IEEE Transactions on Computers\u00a052(1), 21\u201330 (2003)","journal-title":"IEEE Transactions on Computers"},{"key":"21_CR8","first-page":"203","volume-title":"Proceedings of the 2001 Design Automation Conference (DAC 2001)","author":"H. Fan","year":"2001","unstructured":"Fan, H., Liu, J., Wu, Y.L., Cheung, C.C.: On optimum switch box designs for 2-D FPGAs. In: Proceedings of the 2001 Design Automation Conference (DAC 2001), June 18-22, pp. 203\u2013208. ACM Press, New York (2001)"},{"issue":"4","key":"21_CR9","doi-asserted-by":"publisher","first-page":"526","DOI":"10.1145\/605440.605443","volume":"7","author":"H. Fan","year":"2002","unstructured":"Fan, H., Liu, J., Wu, Y.L., Wong, C.K.: Reduction design for generic universal switch blocks. ACM Transactions on Design Automation of Electronic Systems\u00a07(4), 526\u2013546 (2002)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Hallschmid, P., Wilton, S.: Detailed routing architectures for embedded programmable logic IP cores. In: The ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, February 2001, pp. 69\u201374 (2001)","DOI":"10.1145\/360276.360300"},{"key":"21_CR11","doi-asserted-by":"publisher","first-page":"1173","DOI":"10.1109\/TC.1982.1675941","volume":"31","author":"S. Nakamura","year":"1982","unstructured":"Nakamura, S., Masson, G.M.: Lower bounds on crosspoints in concentrators. IEEE Transactions on Computers\u00a031, 1173\u20131179 (1982)","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"21_CR12","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1109\/4.75006","volume":"26","author":"J. Rose","year":"1991","unstructured":"Rose, J., Brown, S.: Flexibility of interconnection structures for fieldprogrammable gate arrays. IEEE Journal of Solid State Circuits\u00a026(3), 277\u2013282 (1991)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"21_CR13","doi-asserted-by":"crossref","unstructured":"Shyu, M., Wu, G.M., Chang, Y.D., Chang, Y.W.: Generic Universal Switch Blocks. IEEE Trans. on Computers, 348\u2013359 (April 2000)","DOI":"10.1109\/12.844347"},{"key":"21_CR14","unstructured":"Wilton, S.J.: Architecture and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. PhD thesis, University of Toronto (1997)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_21.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:46:55Z","timestamp":1620013615000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}