{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:10:34Z","timestamp":1740525034706,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_27","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"251-260","source":"Crossref","is-referenced-by-count":2,"title":["The Partition into Hypercontexts Problem for Hyperreconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Sebastian","family":"Lange","sequence":"first","affiliation":[]},{"given":"Martin","family":"Middendorf","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","unstructured":"Bolotski, M., DeHon, A., Knight Jr., T.F.: Unifying FPGAs and SIMD Arrays. In: Proc. FPGA 1994 \u2013 2nd International ACM\/SIGDAWorkshop on FPGAs, pp. 1\u201310 (1994)"},{"key":"27_CR2","unstructured":"Bondalapati, K., Prasanna, V.K.: Reconfigurable Computing: Architectures, Models and Algorithms. In: Proc. Reconfigurable Architectures Workshop, IPPS (1997)"},{"issue":"2","key":"27_CR3","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Configurable Computing: A Survey of Systems and Software. ACM Computing Surveys\u00a034(2), 171\u2013210 (2002)","journal-title":"ACM Computing Surveys"},{"key":"27_CR4","doi-asserted-by":"crossref","unstructured":"Dandalis, A., Prasanna, V.K.: Configuration Compression for FPGA-based Embedded Systems. In: Proc. ACM Int. Symposium on Field-Programmable Gate Arrays, pp. 173\u2013182 (2001)","DOI":"10.1145\/360276.360342"},{"key":"27_CR5","doi-asserted-by":"crossref","unstructured":"Haubelt, C., Teich, J., Richter, K., Ernst, R.: System Design for Flexibility. In: Proc. 2002 Design, Automation and Test in Europe, pp. 854\u2013861 (2002)","DOI":"10.1109\/DATE.2002.998399"},{"key":"27_CR6","doi-asserted-by":"publisher","first-page":"1107","DOI":"10.1109\/43.775631","volume":"8","author":"S. Hauck","year":"1999","unstructured":"Hauck, S., Li, Z., Rolim, J.D.P.: Configuration Compression for the Xilinx XC6200 FPGA. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a08, 1107\u20131113 (1999)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"27_CR7","doi-asserted-by":"crossref","unstructured":"Kannan, P., Balachandran, S., Bhatia, D.: On Metrics for Comparing Routability Estimation Methods for FPGAs. In: Proc. 39th Design Automation Conference, pp. 70\u201375 (2002)","DOI":"10.1145\/513934.513937"},{"key":"27_CR8","doi-asserted-by":"crossref","unstructured":"Koester, M., Teich, J. (Self-)reconfigurable Finite State Machines: Theory and Implementation. In: Proc. 2002 Design, Automation and Test in Europe, pp. 559\u2013566 (2002)","DOI":"10.1109\/DATE.2002.998356"},{"key":"27_CR9","unstructured":"Lange, S., Middendorf, M.: Hyperreconfigurable Architectures for Fast Runtime Reconfiguration. In: Proceedings of 2004 IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2004), Napa Valley, USA (2004) (to appear)"},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"Lange, S., Middendorf, M.: Models and Reconfiguration Problems for Multi Task Hyperreconfigurable Architectures. In: Proc. RAW 2004, Santa Fe (2004) (to appear)","DOI":"10.1109\/IPDPS.2004.1303107"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Lee, K.K., Wong, D.F.: Incremental Reconfiguration of Multi-FPGA Systems. In: Proc. Tenth ACM International Symposium on Field Programmable Gate Arrays, pp. 206\u2013213 (2002)","DOI":"10.1145\/503048.503078"},{"key":"27_CR12","doi-asserted-by":"crossref","unstructured":"Ling, X.P., Amano, H.: WASMII: a Data Driven Computer on a Virtual Hardware. In: Proc. of the IEEE Workshop on FPGAs for Custom Computing Machines, pp. 33\u201342 (1993)","DOI":"10.1109\/FPGA.1993.279481"},{"key":"27_CR13","unstructured":"Lee, T.-M., Henkel, J., Wolf, W.: Dynamic Runtime Re-Scheduling Allowing Multiple Implementations of a Task for Platform-Based Designs. In: Proc. 2002 Design, Automation and Test in Europe, pp. 296\u2013301 (2002)"},{"issue":"3","key":"27_CR14","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1023\/A:1025694914489","volume":"26","author":"K. Puttegowda","year":"2003","unstructured":"Puttegowda, K., Lehn, D.I., Park, J.H., Athanas, P., Jones, M.: Context Switching in a Run-Time Reconfigurable System. The Journal of Supercomputing\u00a026(3), 239\u2013257 (2003)","journal-title":"The Journal of Supercomputing"},{"key":"27_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1007\/3-540-44614-1_12","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"R.P.S. Sidhu","year":"2000","unstructured":"Sidhu, R.P.S., Wadhwa, S., Mei, A., Prasanna, V.K.: A Self-Reconfigurable Gate Array Architecture. In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, pp. 106\u2013120. Springer, Heidelberg (2000)"},{"key":"27_CR16","unstructured":"Teich, M., Fekete, S., Schepers, J.: Compile-Time Optimization of Dynamic Hardware Reconfigurations. In: Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications (PDPTA 1999), Las Vegas, U.S.A (1999)"},{"key":"27_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1007\/3-540-44614-1_47","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"S. Wadhwa","year":"2000","unstructured":"Wadhwa, S., Dandalis, A.: Efficient Self-Reconfigurable Implementations Using On-chip Memory. In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, pp. 443\u2013448. Springer, Heidelberg (2000)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_27.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T22:31:18Z","timestamp":1740522678000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}