{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:33:49Z","timestamp":1740548029180,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_34","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"322-332","source":"Crossref","is-referenced-by-count":3,"title":["BIST Based Interconnect Fault Location for FPGAs"],"prefix":"10.1007","author":[{"given":"Nicola","family":"Campregher","sequence":"first","affiliation":[]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"Milan","family":"Vasilko","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"34_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","volume-title":"Field Programmable Gate Arrays","author":"S.D. Brown","year":"1992","unstructured":"Brown, S.D., Francis, R.J., Rose, J., Vranesic, Z.G.: Field Programmable Gate Arrays. Kluwer, Norwell (1992)"},{"issue":"1","key":"34_CR2","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/12.656073","volume":"47","author":"F. Hanchek","year":"1998","unstructured":"Hanchek, F., Dutt, S.: Methodologies for tolerating cell and interconnect faults in FPGAs. IEEE Transactions on Computers\u00a047(1), 15\u201333 (1998)","journal-title":"IEEE Transactions on Computers"},{"key":"34_CR3","doi-asserted-by":"crossref","unstructured":"Stroud, C., Wijesuriya, S., Hamilton, C., Abramovici, M.: Built in self test of FPGA interconnect. In: Proc. Int. Test Conf., pp. 404\u2013411 (1998)","DOI":"10.1109\/TEST.1998.743180"},{"key":"34_CR4","unstructured":"Renovell, M., Figueras, J., Zorian, Y.: Test of RAM-based FPGA: Methodology and application to the interconnect structure. In: Proc. 15th IEEE Very Large Scale Integration (VLSI) Test Symp., pp. 204\u2013209 (1997)"},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Renovell, M., Portal, J.M., Figueras, J., Zorian, Y.: Testing the interconnect of RAM-based FPGAs. IEEE Des. Test Comput., 45\u201350 (1998)","DOI":"10.1109\/54.655182"},{"key":"34_CR6","doi-asserted-by":"crossref","unstructured":"Michinishi, H., Yokohira, T., Okamoto, T., Inoue, T., Fujiwara, H.: Test methodology for interconnect structures of LUT-based FPGAs. In: Proc. 5th Asian Test Symp., pp. 68\u201374 (1996)","DOI":"10.1109\/ATS.1996.555139"},{"key":"34_CR7","doi-asserted-by":"crossref","unstructured":"Niamat, M.Y., Nambiar, R., Jamall, M.M.: A BIST Scheme for testing the interconnect of SRAM based FPGAs. In: The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002, vol.\u00a02, pp. 41\u201344 (2002)","DOI":"10.1109\/MWSCAS.2002.1186792"},{"key":"34_CR8","doi-asserted-by":"publisher","first-page":"1337","DOI":"10.1109\/TCAD.2002.804108","volume":"21","author":"I.G. Harris","year":"2002","unstructured":"Harris, I.G., Tessier, R.: Testing and diagnosis of interconnect faults in clusterbased FPGA architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a021, 1337\u20131343 (2002)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"34_CR9","doi-asserted-by":"crossref","unstructured":"Liu, J., Simmons, S.: BIST diagnosis of interconnects fault locations in FPGA\u2019s. In: Canadian Conference on Electrical and Computer Engineering, 2003. IEEE CCECE 2003, May 4-7, vol.\u00a01, pp. 207\u2013210 (2003)","DOI":"10.1109\/CCECE.2003.1226379"},{"key":"34_CR10","unstructured":"Sun, X., Xu, S., Xum, J., Trouborst, P.: Design and implementation of a paritybased BIST scheme for FPGA global interconnects. In: CCECE (2001)"},{"key":"34_CR11","unstructured":"Xilinx Inc., The Reliability Report (September 2003)"},{"key":"34_CR12","unstructured":"Xilinx Inc., Virtex II Pro Platform FPGA Handbook (October 2002)"},{"key":"34_CR13","unstructured":"Alter Corp., Stratix II Device Handbook (February 2004)"},{"key":"34_CR14","unstructured":"Xilinx Inc., Virtex II Pro EasyPath Solutions (2003)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_34.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T22:31:00Z","timestamp":1740522660000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}