{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:58Z","timestamp":1725566158048},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_38","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"364-373","source":"Crossref","is-referenced-by-count":2,"title":["Automating Optimized Table-with-Polynomial Function Evaluation for FPGAs"],"prefix":"10.1007","author":[{"given":"Dong-U","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oskar","family":"Mencer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David J.","family":"Pearce","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"38_CR1","doi-asserted-by":"crossref","unstructured":"Cao, J., We, B.W.Y., Cheng, J.: High-performance architectures for elementary function generation. In: Proc. 15th IEEE Symp. on Comput. Arith. (2001)","DOI":"10.1109\/ARITH.2001.930113"},{"key":"38_CR2","volume-title":"Advanced Computer Arithmetic Design","author":"M.J. Flynn","year":"2001","unstructured":"Flynn, M.J., Oberman, S.F.: Advanced Computer Arithmetic Design. John Wiley & Sons, NewYork (2001)"},{"issue":"7","key":"38_CR3","doi-asserted-by":"publisher","first-page":"656","DOI":"10.1109\/33.257869","volume":"16","author":"V.K. Jain","year":"1993","unstructured":"Jain, V.K., Wadecar, S.A., Lin, L.: A universal nonlinear component and its application to WSI. IEEE Trans. Components, Hybrids and Manufacturing Tech.\u00a016(7), 656\u2013664 (1993)","journal-title":"IEEE Trans. Components, Hybrids and Manufacturing Tech."},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Lee, D., Luk, W., Villasenor, J., Cheung, P.Y.K.: Hierarchical Segmentation Schemes for Function Evaluation. In: Proc. IEEE Int. Conf. on Field-Prog. Tech., pp. 92\u201399 (2003)","DOI":"10.1109\/FPT.2003.1275736"},{"issue":"8","key":"38_CR5","doi-asserted-by":"publisher","first-page":"974","DOI":"10.1109\/12.295859","volume":"43","author":"D.M. Lewis","year":"1994","unstructured":"Lewis, D.M.: Interleaved memory function interpolators with application to an accurate LNS arithmetic unit. IEEE Trans. Comput.\u00a043(8), 974\u2013982 (1994)","journal-title":"IEEE Trans. Comput."},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Mencer, O., Pearce, D.J., Howes, L.W., Luk, W.: Design space exploration with a stream compiler. In: Proc. IEEE Int. Conf. on Field-Prog. Tech., pp. 270\u2013277 (2003)","DOI":"10.1109\/FPT.2003.1275757"},{"issue":"1","key":"38_CR7","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1023\/B:VLSI.0000008067.31043.35","volume":"36","author":"O. Mencer","year":"2004","unstructured":"Mencer, O., Luk, W.: Parameterized high throughput function evaluation for FPGAs. J. of VLSI Sig. Proc. Syst.\u00a036(1), 17\u201325 (2004)","journal-title":"J. of VLSI Sig. Proc. Syst."},{"key":"38_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2646-6","volume-title":"Elementary Functions: Algorithms and Implementation","author":"J.M. Muller","year":"1997","unstructured":"Muller, J.M.: Elementary Functions: Algorithms and Implementation. Birkh\u00e4user, Basel (1997)"},{"key":"38_CR9","unstructured":"Patrice, B., Didier, R., Jean, V.: Programmable active memories: a performance assessment. In: Proc. ACM Int. Symp. on Field-Prog. Gate Arrays (1992)"},{"issue":"9","key":"38_CR10","doi-asserted-by":"publisher","first-page":"842","DOI":"10.1109\/12.795125","volume":"48","author":"M.J. Schulte","year":"1999","unstructured":"Schulte, M.J., Stine, J.E.: Approximating elementary functions with symmetric bipartite tables. IEEE Trans. on Comput.\u00a048(9), 842\u2013847 (1999)","journal-title":"IEEE Trans. on Comput."},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Tang, P.T.P.: Table lookup algorithms for elementary functions and their error analysis. In: Proc. IEEE Symp. on Comput. Arith., pp. 232\u2013236 (1991)","DOI":"10.1109\/ARITH.1991.145565"},{"key":"38_CR12","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1109\/12.272429","volume":"43","author":"W.F. Wong","year":"1994","unstructured":"Wong, W.F., Goto, E.: Fast hardware-based algorithms for elementary function computations using rectangular multipliers. IEEE Trans. on Comput.\u00a043, 278\u2013294 (1994)","journal-title":"IEEE Trans. on Comput."}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_38.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:46:58Z","timestamp":1620013618000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}