{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:10:37Z","timestamp":1740525037033,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_58","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"565-574","source":"Crossref","is-referenced-by-count":12,"title":["A Universal and Efficient AES Co-processor for Field Programmable Logic Arrays"],"prefix":"10.1007","author":[{"given":"Norbert","family":"Pramstaller","sequence":"first","affiliation":[]},{"given":"Johannes","family":"Wolkerstorfer","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"58_CR1","unstructured":"National Institute of Standards and Technology (NIST), Advanced Encryption Standard (AES) Federal Information Processing Standards Publication 197 (FIPS PUB 197) (November 2001)"},{"key":"58_CR2","unstructured":"National Institute of Standards and Technology (NIST), Recommendation for Block Cipher Modes of Operation \u2013 Methods and Techniques, NIST Special Publication SP 800-38a (December 2001), http:\/\/csrc.nist.gov\/publications\/nistpubs\/"},{"key":"58_CR3","unstructured":"ARM Limited, AMBA 2.0 Specification, http:\/\/www.arm.com\/armtech\/"},{"key":"58_CR4","doi-asserted-by":"publisher","first-page":"94","DOI":"10.1145\/360276.360309","volume-title":"Proceedings of the Symposium on Field Programmable Gate Arrays \u2013 FPGA 2001","author":"P. Chodowiec","year":"2001","unstructured":"Chodowiec, P., Khuon, P., Gaj, K.: Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining. In: Proceedings of the Symposium on Field Programmable Gate Arrays \u2013 FPGA 2001, pp. 94\u2013102. ACM Press, New York (2001)"},{"key":"58_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.: High Performance Single Chip FPGA Rijndael Algorithm Implementations. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 65\u201376. Springer, Heidelberg (2001)"},{"key":"58_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/3-540-44709-1_8","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"V. Fischer","year":"2001","unstructured":"Fischer, V., Drutarovsk\u00fd, M.: Two Methods of Rijndael Implementation in Reconfigurable Hardware. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 77\u201392. Springer, Heidelberg (2001)"},{"key":"58_CR7","doi-asserted-by":"crossref","unstructured":"A. Dandalis, V. Prasanna, J. Rolim, A Comparative Study of Performance of AES Final Candidates Using FGPAs. In: The Third Advanced Encryption Standard (AES) Candidate Conference (2000), Available from http:\/\/csrc.nist.gov\/CryptoToolkit\/aes\/round2\/conf3\/aes3agenda.html","DOI":"10.1007\/3-540-44499-8_9"},{"key":"58_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/978-3-540-45238-6_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"P. Chodowiec","year":"2003","unstructured":"Chodowiec, P., Gaj, K.: Very Compact FPGA Implementation of the AES Algorithm. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 319\u2013333. Springer, Heidelberg (2003)"},{"issue":"4","key":"58_CR9","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1109\/TC.2003.1190589","volume":"52","author":"S. Mangard","year":"2003","unstructured":"Mangard, S., Aigner, M., Dominikus, S.: A Highly Regular and Scalable AES Hardware Architecture. IEEE Transactions on Computers\u00a052(4), 483\u2013491 (2003)","journal-title":"IEEE Transactions on Computers"},{"key":"58_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45760-7_6","volume-title":"Topics in Cryptology - CT-RSA 2002","author":"J. Wolkerstorfer","year":"2002","unstructured":"Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC implementation of the AES SBoxes. In: Preneel, B. (ed.) CT-RSA 2002. LNCS, vol.\u00a02271, Springer, Heidelberg (2002)"},{"key":"58_CR11","unstructured":"Wolkerstorfer, J.: An ASIC implementation of the AES-MixColumn operation. In: Proceedings of Austrochip 2001, Vienna, Austria, October 12, pp. 129\u2013132 (2001)"},{"key":"58_CR12","unstructured":"Xilinx Incorporated, Silicon Solutions \u2014 Virtex Series FPGAs, http:\/\/www.xilinx.com\/products\/"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_58.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T22:30:55Z","timestamp":1740522655000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_58"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_58","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}