{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:33:12Z","timestamp":1740547992549,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_62","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"606-616","source":"Crossref","is-referenced-by-count":0,"title":["Storage Allocation for Diverse FPGA Memory Specifications"],"prefix":"10.1007","author":[{"given":"Dalia","family":"Dagher","sequence":"first","affiliation":[]},{"given":"Iyad","family":"Ouaiss","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"62_CR1","volume-title":"Proceedings of the Twelfth IEEE Workshop on FPGAs for Custom Computing Machines","author":"H. Al Atat","year":"2004","unstructured":"Al Atat, H., Ouaiss, I.: Register Binding for FPGAs with Embedded Memory. In: Proceedings of the Twelfth IEEE Workshop on FPGAs for Custom Computing Machines, April 2004, IEEE Computer Society Press, Los Alamitos (2004) (accepted for publication)"},{"key":"62_CR2","doi-asserted-by":"crossref","unstructured":"Ahmad, I., Roger Chen, C.Y.: Post Processor for Data Path Synthesis Using Multiport Memories. In: Proc. IC-CAD 1991, pp. 276\u2013279 (1991)","DOI":"10.1109\/ICCAD.1991.185252"},{"key":"62_CR3","unstructured":"McFarland, M.C., Parker, A.C., Camposano, R.: Tutorial on high-level synthesis. In: Proc. 25th Design Automation Conf., pp. 330\u2013336 (1988)"},{"key":"62_CR4","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G. Micheli De","year":"1994","unstructured":"De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)"},{"key":"62_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3636-9","volume-title":"High-Level Synthesis","author":"D. Gajski","year":"1992","unstructured":"Gajski, D., Dutt, N., Wu, A., Lin, S.: High-Level Synthesis. Kluwer Academic Publishers, Boston (1992)"},{"issue":"1","key":"62_CR6","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1145\/250243.250245","volume":"2","author":"Y.-L. Lin","year":"1997","unstructured":"Lin, Y.-L.: Survey Paper: Recent developments in high-level synthesis. ACM Transactions on Design Automation of Electronic Systems\u00a02(1), 2\u201321 (1997)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"62_CR7","doi-asserted-by":"crossref","unstructured":"Stok, L.: Interconnection Optimisation during Data Path Allocation. In: Proc. EDAC, pp. 141\u2013145 (1990)","DOI":"10.1109\/EDAC.1990.136635"},{"key":"62_CR8","doi-asserted-by":"crossref","unstructured":"Kim, T., Liu, C.L.: Utilization Multiport Memories in Data Path Synthesis. In: 30th ACM\/IEEE Design Automation Conference, pp. 298\u2013302 (1993)","DOI":"10.1145\/157485.164900"},{"issue":"3","key":"62_CR9","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/TCAD.1986.1270207","volume":"CAD-5","author":"C.-J. Tseng","year":"1986","unstructured":"Tseng, C.-J., Siewiorek, D.P.: Automated Synthesis of Data Paths in Digital Systems. IEEE Trans. CAD\u00a0CAD-5(3), 379\u2013395 (1986)","journal-title":"IEEE Trans. CAD"},{"key":"62_CR10","doi-asserted-by":"crossref","unstructured":"Kurdahi, F.J., Parker, A.C.: REAL: A Program for Register Allocation. In: Proceedings of the 24th Design Automation Conference, pp. 210\u2013215 (1987)","DOI":"10.1145\/37888.37920"},{"key":"62_CR11","doi-asserted-by":"crossref","unstructured":"Ellervee, P., Miranda, M., Catthoor, F., Hemani, A.: Exploiting Data Transfer Locality in Memory Mapping (1999)","DOI":"10.1109\/EURMIC.1999.793132"},{"issue":"4","key":"62_CR12","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/43.3188","volume":"7","author":"M. Balakrishnan","year":"1988","unstructured":"Balakrishnan, M., et al.: Allocation of Multiport Memories in Data Path Synthesis. IEEE Trans. CAD\u00a07(4), 536\u2013540 (1988)","journal-title":"IEEE Trans. CAD"},{"key":"62_CR13","unstructured":"Altera Corporation, http:\/\/www.altera.com"},{"key":"62_CR14","doi-asserted-by":"crossref","unstructured":"Luthra, M., Gupta, S., Dutt, N.D., Gupta, R., Nicolau, A.: Interface Synthesis using Memory Mapping for an FPGA Platform. In: 21st Intl. Conference on Computer Design, October 2003, pp. 140\u2013145 (2003)","DOI":"10.1109\/ICCD.2003.1240886"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_62.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T22:30:43Z","timestamp":1740522643000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_62"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_62","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}