{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T03:00:11Z","timestamp":1770346811632,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540229896","type":"print"},{"value":"9783540301172","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_70","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"690-699","source":"Crossref","is-referenced-by-count":4,"title":["Increasing Pipelined IP Core Utilization in Process Networks Using Exploration"],"prefix":"10.1007","author":[{"given":"Claudiu","family":"Zissulescu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bart","family":"Kienhuis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ed","family":"Deprettere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"70_CR1","doi-asserted-by":"crossref","unstructured":"Bakshi, A., Prasanna, V.K., Ledeczi, A.: Milan: A model based integrated simulation framework for design of embedded systems. In: ACM SIGPLAN workshop (2001)","DOI":"10.1145\/384197.384210"},{"key":"70_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/b102311","volume-title":"Loop Transformations for Restructuring Compilers: The Foundations","author":"U.K. Banerjee","year":"1993","unstructured":"Banerjee, U.K.: Loop Transformations for Restructuring Compilers: The Foundations. Kluwer Academic Publishers, Dordrecht (1993)"},{"key":"70_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1007\/3-540-44687-7_41","volume-title":"Field-Programmable Logic and Applications","author":"S. Derrien","year":"2001","unstructured":"Derrien, S., Rajoupadyhe, S.: Loop tiling for reconfigurable accelerators. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147, p. 398. Springer, Heidelberg (2001)"},{"key":"70_CR4","series-title":"international series of numerical mathematics","volume-title":"Polyn\u00f4mes arithm\u00e9tiques etM\u00e9thode des Poly\u00e9dres en Combinatoire","author":"E. Ehrhart","year":"1977","unstructured":"Ehrhart, E.: Polyn\u00f4mes arithm\u00e9tiques etM\u00e9thode des Poly\u00e9dres en Combinatoire. international series of numerical mathematics, vol.\u00a035 edition. Birkh\u00e4user, Basel (1977)"},{"issue":"9","key":"70_CR5","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MC.2002.1033026","volume":"35","author":"V. Kathail","year":"2002","unstructured":"Kathail, V., Aditya, S., Schreiber, R., Rau, B.R., Cronquist, D.C., Sivaraman, M.: Pico: Automatically designing custom computers. Computer\u00a035(9), 39\u201347 (2002)","journal-title":"Computer"},{"key":"70_CR6","doi-asserted-by":"crossref","unstructured":"Kienhuis, B., Rypkema, E., Deprettere, E.: Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures. In: CODES, San Diego, USA (2000)","DOI":"10.1145\/334012.334015"},{"key":"70_CR7","unstructured":"Leiserson, C., Saxe, J.: Optimizing synchronous systems. Journal of VLSI and Computer Systems 1 (1983)"},{"key":"70_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_31","volume-title":"Field Programmable Logic and Application","author":"K.S. Shayee","year":"2003","unstructured":"Shayee, K.S., Park, J., Diniz, P.: Performance and area modeling of complete fpga designs in the presence of loop transformations. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, Springer, Heidelberg (2003)"},{"key":"70_CR9","doi-asserted-by":"crossref","unstructured":"Stefanov, T., Kienhuis, B., Deprettere, E.: Algorithmic transformation techniques for efficient exploration of alternative application instances. In: CODES 2002, USA (2002)","DOI":"10.1145\/774789.774792"},{"key":"70_CR10","unstructured":"Stefanov, T., Zissulescu, C., Turjan, A., Kienhuis, B., Deprettere, E.: System design using kahn process networks: The compaan\/laura approach. In: DATE 2004, Paris, France (2004)"},{"key":"70_CR11","doi-asserted-by":"crossref","unstructured":"Walke, R., Smith, R.: 20 gflops qr processor on a xilinx virtex-e fpga. In: Advanced Signal Processing Algorithms, Architectures, and Implementations X, vol. 4116 (2000)","DOI":"10.1117\/12.406508"},{"key":"70_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_88","volume-title":"Field Programmable Logic and Application","author":"C. Zissulescu","year":"2003","unstructured":"Zissulescu, C., Stefanov, T., Kienhuis, B., Deprettere, E.: LAURA: Leiden Architecture Research and Exploration Tool. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, Springer, Heidelberg (2003)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_70.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:41:20Z","timestamp":1605760880000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_70"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_70","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004]]}}}