{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:26Z","timestamp":1759147526008},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_73","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"719-728","source":"Crossref","is-referenced-by-count":45,"title":["The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays"],"prefix":"10.1007","author":[{"given":"Steven J. E.","family":"Wilton","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Su-Shin","family":"Ang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"73_CR1","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1109\/92.845895","volume":"8","author":"L. Benini","year":"2000","unstructured":"Benini, L., et al.: Glitch power minimization by selective gate freezing. IEEE Trans. VLSI Systems\u00a08(3), 287\u2013298 (2000)","journal-title":"IEEE Trans. VLSI Systems"},{"key":"73_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1007\/3-540-60294-1_108","volume-title":"Field-Programmable Logic and Applications","author":"E.I. Boemo","year":"1995","unstructured":"Boemo, E.I., et al.: Some notes on power management on FPGA based systems. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol.\u00a0975, pp. 149\u2013157. Springer, Heidelberg (1995)"},{"doi-asserted-by":"crossref","unstructured":"Chabini, N., et al.: Unification of basic retiming and supply voltage scaling to minimize dynamic power consumption for synchronous digital designs. In: Proc. ACM Great Lakes Symposium on VLSI (2003)","key":"73_CR3","DOI":"10.1145\/764808.764865"},{"issue":"2","key":"73_CR4","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1142\/S0218126602000367","volume":"11","author":"K.S. Chung","year":"2002","unstructured":"Chung, K.S., Kim, T., Liu, C.L.: A complete model for glitch analysis in logic circuits. Journal of Circuits, Systems, and Computers\u00a011(2), 137\u2013154 (2002)","journal-title":"Journal of Circuits, Systems, and Computers"},{"doi-asserted-by":"crossref","unstructured":"Constantinides, G.A.: Perturbation analysis for word-length optimization. In: Proc. Int. Symp. field-Programmable Custom Computing Machines, pp. 81\u201390 (2003)","key":"73_CR5","DOI":"10.1109\/FPGA.2003.1227244"},{"key":"73_CR6","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1145\/566408.566480","volume-title":"Proc. Int. Symp. Low Power Electronics and Design","author":"Y.L. Hsu","year":"2002","unstructured":"Hsu, Y.L., Wang, S.J.: Retiming-based logic synthesis for low power. In: Proc. Int. Symp. Low Power Electronics and Design, pp. 275\u2013278. ACM Press, New York (2002)"},{"issue":"6","key":"73_CR7","doi-asserted-by":"publisher","first-page":"801","DOI":"10.1109\/92.974893","volume":"9","author":"M. Kandemir","year":"2001","unstructured":"Kandemir, M., et al.: Influence of compiler optimizations on system power. IEEE Trans. VLSI\u00a09(6), 801\u2013804 (2001)","journal-title":"IEEE Trans. VLSI"},{"doi-asserted-by":"crossref","unstructured":"Kim, D., Choi, K.: Power conscious high level synthesis using loop folding. In: Proc. 34th Design Automation Conference (1997)","key":"73_CR8","DOI":"10.1145\/266021.266194"},{"issue":"3","key":"73_CR9","first-page":"167","volume":"147","author":"B. Kumthekar","year":"2002","unstructured":"Kumthekar, B., et al.: Power optimization of FPGA-based designs without rewiring. IEE Proc.\u00a0147(3), 167\u2013174 (2002)","journal-title":"IEE Proc."},{"doi-asserted-by":"crossref","unstructured":"Lamoureux, J., Wilton, S.: On the interaction between power-aware FPGA CAD algorithms. In: Proc. ICCAD (2003)","key":"73_CR10","DOI":"10.1109\/ICCAD.2003.159755"},{"issue":"3\/4","key":"73_CR11","first-page":"125","volume":"26","author":"W. Luk","year":"2001","unstructured":"Luk, W., et al.: Parameterized hardware libraries for configurable system-on-chip technology. Canadian Journal of Elect. and Computer Engineering\u00a026(3\/4), 125\u2013129 (2001)","journal-title":"Canadian Journal of Elect. and Computer Engineering"},{"doi-asserted-by":"crossref","unstructured":"Marquardt, A., Betz, V., Rose, J.: Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density. ACM\/SIGDA Int. Symp. on Field Programmable Gate Arrays, 37\u201346 (February 1999)","key":"73_CR12","DOI":"10.1145\/296399.296426"},{"doi-asserted-by":"crossref","unstructured":"Monteiro, J.C., Devadas, S., Ghosh, A.: Retiming sequential circuits for low power. In: Proc. ICCAD, pp. 398\u2013402 (1993)","key":"73_CR13","DOI":"10.1109\/ICCAD.1993.580087"},{"doi-asserted-by":"crossref","unstructured":"Monteiro, J.C., Oliveira, A.L.: Finite state machine decomposition for low power. In: Proc. 35th Design Automation Conference (1998)","key":"73_CR14","DOI":"10.1145\/277044.277235"},{"issue":"8","key":"73_CR15","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/43.775632","volume":"18","author":"A. Raghunathan","year":"1999","unstructured":"Raghunathan, A., Dey, S., Jia, N.K.: Register transfer level power optimization with emphasis on glitch analysis and reduction. IEEE Trans. CAD\u00a018(8), 114\u20131131 (1999)","journal-title":"IEEE Trans. CAD"},{"doi-asserted-by":"crossref","unstructured":"Reyneri, L.M., et al.: A hardware\/software co-design flow and IP library based on Simulink. In: Proc. 38th Design Automation Conference (2001)","key":"73_CR16","DOI":"10.1145\/378239.379030"},{"doi-asserted-by":"crossref","unstructured":"Singh, A., et al.: Interconnect pipelining in a throughput-intensive FPGA architecture. In: ACM\/SIGDA Int. Symp. on Field-Programmable Gate Arrays, pp. 153\u2013160 (2001)","key":"73_CR17","DOI":"10.1145\/360276.360323"},{"doi-asserted-by":"crossref","unstructured":"Singh, D., Brown, S.: The case for registered routing switches in Field Programmable Gate Arrays. In: ACM\/SIGDA Int. Symp. on Field-Programmable Gate Arrays, pp. 161\u2013169 (2001)","key":"73_CR18","DOI":"10.1145\/360276.360331"},{"key":"73_CR19","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1109\/FPGA.2002.1106669","volume-title":"Proc. Int. Symp. Field-Programmable Custom Computing Machines","author":"G. Stitt","year":"2002","unstructured":"Stitt, G., et al.: Using on-chip configurable logic to reduce embedded system software energy. In: Proc. Int. Symp. Field-Programmable Custom Computing Machines, pp. 143\u2013151. IEEE Computer Society Press, Los Alamitos (2002)"},{"unstructured":"Sutter, G., et al.: Logic depth, power, and pipeline granularity: updated results on XC4K and Virtex FPGAs. In: Computacion Reconfigurable & FPGAs, Publicaciones Digitales S.A, pp. 201\u2013207 (2003)","key":"73_CR20"},{"doi-asserted-by":"crossref","unstructured":"Tsu, W., et al.: HSRA: High-speed, hierarchical synchronous reconfigurable array. In: ACM Seventh International Symposium on Field-Programmable Gate Arrays (February 1999)","key":"73_CR21","DOI":"10.1145\/296399.296442"},{"doi-asserted-by":"crossref","unstructured":"Zuchowski, P., et al.: A hybrid ASIC and FPGA architecture. In: Proc. ICCAD, pp. 187\u2013194 (2002)","key":"73_CR22","DOI":"10.1145\/774572.774600"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_73.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:41:25Z","timestamp":1605760885000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_73"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_73","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}