{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:55:51Z","timestamp":1725566151387},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_79","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T05:01:02Z","timestamp":1284786062000},"page":"781-790","source":"Crossref","is-referenced-by-count":2,"title":["Increasing ILP of RISC Microprocessors Through Control-Flow Based Reconfiguration"],"prefix":"10.1007","author":[{"given":"Steffen","family":"K\u00f6hler","sequence":"first","affiliation":[]},{"given":"Jens","family":"Braunes","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Preu\u00dfer","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Zabel","sequence":"additional","affiliation":[]},{"given":"Rainer G.","family":"Spallek","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"79_CR1","volume-title":"Proceedings of the ACM\/SIGDA Sixth International Symposium on Field Programmable Gate Arrays (FPGA 1998)","author":"T. Miyamori","year":"1998","unstructured":"Miyamori, T., Olukotun, K.: REMARC: Reconfigurable Multimedia Array Coprocessor. In: Proceedings of the ACM\/SIGDA Sixth International Symposium on Field Programmable Gate Arrays (FPGA 1998), ACM Press, New York (1998)"},{"key":"79_CR2","unstructured":"Baumgarte, V., May, F., N\u00fcckel, A., Vorbach, M., Weinhardt, M.: PACT XPP - A Self-Reconfigurable Data Processing Architecture. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2001 (2001)"},{"key":"79_CR3","doi-asserted-by":"crossref","unstructured":"Singh, H., Lee, M.H., Lu, G., Kurdahi, F., Bagherzadeh, N., Filho, F.E.C.: MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications. IEEE Transactions on Computers 49 (2000)","DOI":"10.1109\/12.859540"},{"key":"79_CR4","unstructured":"Pozzi, L.: Methodologies for the Design of Application-Specific Reconfigurable VLIW Processors. Ph.D. Thesis, Politechnico di Milano (2000)"},{"key":"79_CR5","unstructured":"Iseli, C.: SPYDER - A Reconfigurable Processor Development System. Ph.D. Thesis, Ecole Polytechnique Federale, Lausanne (1996)"},{"key":"79_CR6","doi-asserted-by":"crossref","unstructured":"Barat, F., Jayapala, M., Op de Beeck, P., Deconinck, G.: Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors. In: ASP-DAC\/VLSI Design (2002)","DOI":"10.1109\/ASPDAC.2002.994945"},{"key":"79_CR7","doi-asserted-by":"crossref","unstructured":"Hauser, J., Wawrzynek, J.: Garp: A MIPS processor with a reconfigurable coprocessor. In: Arnold, J., Pocek, K. (eds.) Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA, April 1997, pp. 24\u201333 (1997)","DOI":"10.1109\/FPGA.1997.624600"},{"key":"79_CR8","unstructured":"Sawitzki, S., Gratz, A., Spallek, R.G.: CoMPARE: A Simple Reconfigurable Processor Architecture Exploiting Instruction Level Parallelism. In: Proceedings of the 5th Australien Conference on Parallel and Real-Time Systems (PART 1998), pp. 213\u2013224 (1998)"},{"key":"79_CR9","unstructured":"Ye, Z.A., Moshovos, A., Hauck, S., Shenoy, N., Banerjee, P.: CHIMAERA: Integrating a Reconfigurable Functional Unit into a High-Performance, Dynamically-Scheduled Superscalar Processor. IEEE Transactions on VLSI Systems (2002)"},{"key":"79_CR10","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1145\/193209.193217","volume":"29","author":"R.P. Wilson","year":"1994","unstructured":"Wilson, R.P., French, R.S., Wilson, C.S., Amarasinghe, S.P., Anderson, J.A.M., Tjiang, S.W.K., Liao, S.W., Tseng, C.W., Hall, M.W., Lam, M.S., Hennessy, J.L.: SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. SIGPLAN Notices\u00a029, 31\u201337 (1994)","journal-title":"SIGPLAN Notices"},{"key":"79_CR11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-4538-2","volume-title":"Architecture Exploration for Embedded Processors with LISA","author":"A. Hoffmann","year":"2002","unstructured":"Hoffmann, A., Meyr, H., Leupers, R.: Architecture Exploration for Embedded Processors with LISA. Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"79_CR12","doi-asserted-by":"crossref","unstructured":"Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: A Language for Architecture Exploration through Compiler\/Simulator Retargetability. In: Proceedings of the European Conference on Design, Automation and Test (DATE 1999), pp. 485\u2013490 (1999)","DOI":"10.1145\/307418.307549"},{"key":"79_CR13","doi-asserted-by":"crossref","unstructured":"K\u00f6hler, S., Braunes, J., Sawitzki, S., Spallek, R.G.: Improving Code Efficiency for Reconfigurable VLIW Processors. In: 16th International Parallel and Distributed Processing Symposium, 9th Workshop on Reconfigurable Computing (RAW 2002), Ft.Lauderdale (2002)","DOI":"10.1109\/IPDPS.2002.1016549"},{"key":"79_CR14","doi-asserted-by":"crossref","unstructured":"Braunes, J., K\u00f6hler, S., Spallek, R.G.: RECAST: An Evaluation Framework for Coarse-Grain Reconfigurable Architectures. In: 17th International Conference on Architecture of Computing System, Augsburg (2004)","DOI":"10.1007\/978-3-540-24714-2_13"},{"key":"79_CR15","volume-title":"ARM System-on-Chip Architecture","author":"S. Furber","year":"2000","unstructured":"Furber, S.: ARM System-on-Chip Architecture. Addison-Wesley, Reading (2000)"},{"key":"79_CR16","unstructured":"Philips Semiconductors: TriMedia TM-1000. Programmable Media Processor (1998)"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_79.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,2]],"date-time":"2021-05-02T23:47:08Z","timestamp":1619999228000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_79"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_79","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}