{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:10:34Z","timestamp":1740525034346,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229896"},{"type":"electronic","value":"9783540301172"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30117-2_93","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T09:01:02Z","timestamp":1284800462000},"page":"881-885","source":"Crossref","is-referenced-by-count":8,"title":["System-Level Modeling of Dynamically Reconfigurable Co-processors"],"prefix":"10.1007","author":[{"given":"Yang","family":"Qu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kari","family":"Tiensyrj\u00e4","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kostas","family":"Masselos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"93_CR1","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1049\/ip-com:20000358","volume":"147","author":"D. Robinson","year":"2000","unstructured":"Robinson, D., Lysaght, P.: Methods of exploiting simulation technology for simulating the timing of dynamically reconfigurable logic. IEE Proc.\u00a0147(3), 175\u2013180 (2000)","journal-title":"IEE Proc."},{"key":"93_CR2","doi-asserted-by":"crossref","unstructured":"Rissa, T., et al.: System-level modeling and implementation technique for run-time reconfigurable systems. In: Proc. 10th Annual IEEE Symposium on FCCM, pp. 295\u2013296 (2002)","DOI":"10.1109\/FPGA.2002.1106690"},{"key":"93_CR3","doi-asserted-by":"crossref","unstructured":"Vanzago, L., et al.: Design space exploration for a wireless protocol on a reconfigurable platform. In: Proc. DATE, pp. 662\u2013667 (2003)","DOI":"10.1109\/DATE.2003.1253683"},{"key":"93_CR4","doi-asserted-by":"crossref","unstructured":"Pelkonen, A., et al.: System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC. In: Proc. IPDPS 2003, pp. 174\u2013181 (2003)","DOI":"10.1109\/IPDPS.2003.1213321"},{"key":"93_CR5","doi-asserted-by":"crossref","unstructured":"Qu, Y., Soininen, J.-P.: Estimating the utilization of embedded FPGA co-processor. In: Proc. Euromicro Symposium on DSD, pp. 214\u2013221 (2003)","DOI":"10.1109\/DSD.2003.1231929"}],"container-title":["Lecture Notes in Computer Science","Field Programmable Logic and Application"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30117-2_93.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T22:30:40Z","timestamp":1740522640000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30117-2_93"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229896","9783540301172"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30117-2_93","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}