{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:54:52Z","timestamp":1725566092962},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229063"},{"type":"electronic","value":"9783540301219"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30121-9_6","type":"book-chapter","created":{"date-parts":[[2010,9,18]],"date-time":"2010-09-18T05:41:26Z","timestamp":1284788486000},"page":"53-63","source":"Crossref","is-referenced-by-count":1,"title":["Loop Scheduling for Real-Time DSPs with Minimum Switching Activities on Multiple-Functional-Unit Architectures"],"prefix":"10.1007","author":[{"given":"Zili","family":"Shao","sequence":"first","affiliation":[]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[]},{"given":"Meilin","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Edwin H. -M.","family":"Sha","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Xiao","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Kim, D., Shin, D., Choi, K.: Low Power of Linear Systems: A Common Operand Centric Approach. In: IEEE\/ACM Int. Symp. on Low Power Electronics and Design, pp. 225\u2013230 (2001)","DOI":"10.1145\/383082.383141"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Yu, T., Chen, F., Sha, E.: Loop Scheduling Algorithms for Power Reduction. In: IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, pp. 3073\u20133076 (1998)","DOI":"10.1109\/ICASSP.1998.678175"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Raghunathan, A., Jha, N.: An ILP formulation for low power based on minimizing switched capacitance during data path allocation. In: IEEE Int. Symp. on Circuits & Systems, pp. 1069\u20131073 (1995)","DOI":"10.1109\/ISCAS.1995.520331"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Musoll, E., Cortadella, J.: Scheduling and resource binding for low power. In: IEEE Int. Symp. on System Synthesis, pp. 104\u2013109 (1995)","DOI":"10.1145\/224486.224523"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Chandrakasan, A., Sheng, S., Brodersen, R.: Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits\u00a027(4) (1992)","DOI":"10.1109\/4.126534"},{"issue":"2","key":"6_CR6","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1145\/762488.762494","volume":"8","author":"C. Lee","year":"2003","unstructured":"Lee, C., Lee, J., Hwang, T., Tsai, S.: Compiler optimization on VLIW instruction scheduling for low power. ACM Transactions on Design Automation of Electronic Systems\u00a08(2), 252\u2013268 (2003)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"3","key":"6_CR7","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1109\/43.594829","volume":"16","author":"L. Chao","year":"1997","unstructured":"Chao, L., LaPaugh, A., Sha, E.: Rotation Scheduling: A Loop Pipelining Algorithm. IEEE Trans. on Computer-Aided Design\u00a016(3), 229\u2013239 (1997)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"6_CR8","unstructured":"Shao, Z., Zhuge, Q., Sha, E., Chantrapornchai, C.: Loop Scheduling for Minimizing Schedule Length and Switching Activities. In: IEEE Int. Symp. on Circuits and Systems, vol. V, 109\u2013112 (2003)"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Yang, H., Gao, G., Leung, C.: On achieving balanced power consumption in software pipelined loops. In: Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, pp. 210\u2013217 (2002)","DOI":"10.1145\/581630.581663"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Yun, H., Kim, J.: Power-aware modulo scheduling for high-performance VLIW processors. In: Int. Symp. on Low power electronics and design, pp. 40\u201345 (2001)","DOI":"10.1145\/383082.383091"},{"key":"6_CR11","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C. Leiserson","year":"1991","unstructured":"Leiserson, C., Saxe, J.: Retiming Synchronous Circuitry. Algorithmica\u00a06, 5\u201335 (1991)","journal-title":"Algorithmica"},{"key":"6_CR12","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"M. Garey","year":"1979","unstructured":"Garey, M., Johnson, D.: Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman and Company, New York (1979)"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Garey, M., Johnson, D.: Some NP-complete Geometric Problems. ACM Symp. on Theory of Computing, 10\u201322 (1976)","DOI":"10.1145\/800113.803626"},{"key":"6_CR14","unstructured":"Shao, Z., Sha, E.: Switching-Activity Minimization on Instruction-level Loop Scheduling for VLIW DSP Applications. Tech. Report (TR-0601-HSCL-UTD) University of Texas at Dallas (2004)"}],"container-title":["Lecture Notes in Computer Science","Embedded and Ubiquitous Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30121-9_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:42:09Z","timestamp":1605760929000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30121-9_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229063","9783540301219"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30121-9_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}