{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:23:49Z","timestamp":1725575029279},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540233183"},{"type":"electronic","value":"9783540301325"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30132-5_136","type":"book-chapter","created":{"date-parts":[[2011,1,14]],"date-time":"2011-01-14T02:15:59Z","timestamp":1294971359000},"page":"1010-1016","source":"Crossref","is-referenced-by-count":0,"title":["Design of Single Electron Circuitry for a Stochastic Logic Neural Network"],"prefix":"10.1007","author":[{"given":"Hisanao","family":"Akima","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigeo","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Nakajima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"136_CR1","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1109\/16.817580","volume":"47","author":"Y. Ono","year":"2000","unstructured":"Ono, Y., Takahashi, Y., Yamazaki, K., Nagase, M., Namatsu, H., Kurihara, K., Murase, K.: Fabrication method for IC-oriented Si single-electron transistors. IEEE Trans. Electron Devices, 47(1)147\u2013153 (2000)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"6B","key":"136_CR2","doi-asserted-by":"publisher","first-page":"4172","DOI":"10.1143\/JJAP.36.4172","volume":"36","author":"M. Kirihara","year":"1997","unstructured":"Kirihara, M., Taniguchi, K.: A Single Electron Neuron Device. Jpn. J. Appl. Phys.\u00a036(6B), 4172\u20134175 (1997)","journal-title":"Jpn. J. Appl. Phys."},{"issue":"5","key":"136_CR3","doi-asserted-by":"publisher","first-page":"670","DOI":"10.1063\/1.118329","volume":"70","author":"M. Akazawa","year":"1997","unstructured":"Akazawa, M., Amemiya, Y.: Boltzmann machine neuron circuit using single-electron tunneling. Appl. Phys. Lett.\u00a070(5), 670\u2013672 (1997)","journal-title":"Appl. Phys. Lett."},{"key":"136_CR4","volume-title":"Neural Network Architectures: An Introduction","author":"J.E. Dayhoff","year":"1990","unstructured":"Dayhoff, J.E.: Neural Network Architectures: An Introduction. Wiley, New York (1990)"},{"key":"136_CR5","doi-asserted-by":"crossref","unstructured":"Gains, B.R.: Stochastic computing systems. In: Advances in Information Systems Science, Plenum, New York (1969)","DOI":"10.1007\/978-1-4899-5841-9_2"},{"key":"136_CR6","doi-asserted-by":"publisher","first-page":"434","DOI":"10.1109\/72.129416","volume":"3","author":"Y. Kondo","year":"1992","unstructured":"Kondo, Y., Sawada, Y.: Functional abilities of a stochastic logic neural network. IEEE Trans. Neural Networks\u00a03, 434\u2013443 (1992)","journal-title":"IEEE Trans. Neural Networks"},{"key":"136_CR7","unstructured":"Akima, H., Sato, S., Nakajima, K.: Single Electron Random Number Generator. IEICE Trans. Electron, (to appear)"},{"key":"136_CR8","doi-asserted-by":"crossref","unstructured":"Kirihara, M., Kuwamura, N., Taniguchi, K., Hamaguchi, C.: Monte Carlo study of single-electronic devices. In: Ext. Abst. of Int. Conf. on Solid State Devices and Materials, pp. 328\u2013330 (1994)","DOI":"10.7567\/SSDM.1994.S-III-7"},{"key":"136_CR9","doi-asserted-by":"publisher","first-page":"1122","DOI":"10.1109\/TNN.2003.816341","volume":"14","author":"S. Sato","year":"2003","unstructured":"Sato, S., Nemoto, K., Akimoto, S., Kinjo, M., Nakajima, K.: Implementation of a New Neurochip Using Stochastic Logic. IEEE Trans. Neural Networks\u00a014, 1122\u20131127 (2003)","journal-title":"IEEE Trans. Neural Networks"},{"issue":"2","key":"136_CR10","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1109\/TNANO.2002.804743","volume":"1","author":"Y. Ono","year":"2002","unstructured":"Ono, Y., Inokawa, H., Takahashi, Y.: Binary Adders of Multigate Single-Electron Transistors: Specific Design Using Pass-Transistor Logic. IEEE Trans. Nanotechnology\u00a01(2), 93\u201399 (2002)","journal-title":"IEEE Trans. Nanotechnology"},{"issue":"14","key":"136_CR11","doi-asserted-by":"publisher","first-page":"1954","DOI":"10.1063\/1.115637","volume":"68","author":"R.H. Chen","year":"1996","unstructured":"Chen, R.H., Korotkov, A.N., Likharev, K.K.: Single-electron transistor logic. Appl. Phys. Lett.\u00a068(14), 1954\u20131956 (1996)","journal-title":"Appl. Phys. Lett."}],"container-title":["Lecture Notes in Computer Science","Knowledge-Based Intelligent Information and Engineering Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30132-5_136.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:49:01Z","timestamp":1620013741000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30132-5_136"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540233183","9783540301325"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30132-5_136","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}