{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:11Z","timestamp":1740548051435,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_12","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"100-109","source":"Crossref","is-referenced-by-count":0,"title":["Performance Metric Based Optimization Protocol"],"prefix":"10.1007","author":[{"given":"X.","family":"Michel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Verle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Az\u00e9mard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Auvergne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"12_CR1","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1109\/4.1000","volume":"23","author":"J.M. Shyu","year":"1988","unstructured":"Shyu, J.M., Sangiovanni-Vincentelli, A., Fishburn, J., Dunlop, A.: Optimization-based transistor sizing. IEEE J. Solid State Circuits\u00a023(2), 400\u2013409 (1988)","journal-title":"IEEE J. Solid State Circuits"},{"key":"12_CR2","unstructured":"Fishburn, J.P., Dunlop, A.E.: Tilos: a posynomial programming approach to transistor sizing. In: Proc. IEEE Int. Conf. Computer-Aided Design, pp. 326\u2013328 (1985)"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Sapatnekar, S.S., Rao, V.B., Vaidya, P.M., Kang, S.M.: An exact solution to the transistor sizing problem for CMOS circuits using convex functions. In: IEEE trans. CAD, November 1993, pp. 1621\u20131634 (1993)","DOI":"10.1109\/43.248073"},{"key":"12_CR4","volume-title":"Logical effort, designing fast cmos circuits","author":"I.E. Sutherland","year":"1999","unstructured":"Sutherland, I.E., Sproull, B., Harris, D.: Logical effort, designing fast cmos circuits. Morgan Kaufmann Publishers, Inc., San Francisco (1999)"},{"issue":"9","key":"12_CR5","doi-asserted-by":"publisher","first-page":"1265","DOI":"10.1109\/4.84943","volume":"26","author":"S.R. Vemuru","year":"1991","unstructured":"Vemuru, S.R., Thorbjornsen, A.R., Tuszynski, A.A.: CMOS tapered buffer. IEEE J. Solid State Circuits\u00a026(9), 1265\u20131269 (1991)","journal-title":"IEEE J. Solid State Circuits"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Jiang, Y., Sapatnekar, S.S., Bamji, C., Kim, J.: Interleaving buffer insertion and transistor sizing into a single optimization. IEEE Trans. on VLSI, 625\u2013633 (December 1998)","DOI":"10.1109\/92.736136"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Paulin, P.G., Poirot, F.J.: Logic decomposition algorithm for the timing optimization of multilevel logic. In: Proc. ICCD 1989, pp. 329\u2013333 (1989)","DOI":"10.1109\/ICCD.1989.63382"},{"issue":"4","key":"12_CR8","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1109\/5.371967","volume":"83","author":"D. Singh","year":"1995","unstructured":"Singh, D., Rabaey, J.M., Pedram, M., Catthoor, F., Rajgopal, S., Sehgal, N., Mozdzen, T.J.: Power Conscious CAD tools and Methodologies: a Perspective. Proc. IEEE\u00a083(4), 570\u2013593 (1995)","journal-title":"Proc. IEEE"},{"issue":"2","key":"12_CR9","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1109\/43.205000","volume":"12","author":"H.C. Chen","year":"1995","unstructured":"Chen, H.C., Du, D.H.C., Liu, L.R.: Critical Path Selection for Performance Optimization. IEEE trans. On CAD of Integrated Circuits and Systems\u00a012(2), 185\u2013195 (1995)","journal-title":"IEEE trans. On CAD of Integrated Circuits and Systems"},{"key":"12_CR10","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1016\/S1383-7621(00)00055-2","volume":"47","author":"N. Azemard","year":"2001","unstructured":"Azemard, N., Auvergne, D.: POPS: A tool for delay\/power performance optimization. Journal of Systems Architecture\u00a0(47), 375\u2013382 (2001)","journal-title":"Journal of Systems Architecture"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Yen, S., Du, D., Ghanta, S.: Efficient Algorithms for Extracting the k Most Critical Paths in Timing Analysis. In: Design Automation Conference, June 1989, pp. 649\u2013654 (1989)","DOI":"10.1145\/74382.74497"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Cremoux, S., Azemard, N., Auvergne, D.: Path resizing based on incremental technique. In: Proc. ISCAS, Monterey, USA (1998)","DOI":"10.1007\/978-1-4615-5651-0_21"},{"key":"12_CR13","first-page":"646","volume":"29","author":"K.O. Jeppson","year":"1994","unstructured":"Jeppson, K.O.: Modeling the Influence of the Transistor Gain Ratio and the Input-to- Output Coupling Capacitance on the CMOS Inverter Delay. IEEE JSSC\u00a029, 646\u2013654 (1994)","journal-title":"IEEE JSSC"},{"issue":"11","key":"12_CR14","doi-asserted-by":"publisher","first-page":"1352","DOI":"10.1109\/TCAD.2002.804088","volume":"21","author":"P. Maurine","year":"2002","unstructured":"Maurine, P., Rezzoug, M., Az\u00e9mard, N., Auvergne, D.: Transition time modeling in deep submicron CMOS. IEEE trans. on Computer Aided Design\u00a021(11), 1352\u20131363 (2002)","journal-title":"IEEE trans. on Computer Aided Design"},{"issue":"4","key":"12_CR15","first-page":"773","volume":"SC17","author":"M. Rem","year":"1982","unstructured":"Mead, Rem, M.: Minimum propagation delays in VLSI. IEEE J. Solid State Circuits\u00a0SC17(4), 773\u2013775 (1982)","journal-title":"IEEE J. Solid State Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:48:34Z","timestamp":1740527314000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}