{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:33:59Z","timestamp":1740548039026,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_13","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"110-118","source":"Crossref","is-referenced-by-count":4,"title":["Temperature Dependence in Low Power CMOS UDSM Process"],"prefix":"10.1007","author":[{"given":"B.","family":"Lasbouygues","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Az\u00e9mard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Auvergne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"Park, C., et al.: Reversal of temperature dependence of integrated circuits operating at very low voltages. In: Proc. IEDM conference, pp. 71\u201374 (1995)"},{"key":"13_CR2","volume-title":"Physics of semiconductor devices","author":"S.M. Sze","year":"1983","unstructured":"Sze, S.M.: Physics of semiconductor devices. Wiley, Chichester (1983)"},{"key":"13_CR3","unstructured":"Synopsys Inc., Scalable Polynomial Delay And Power Model, Rev 5 (October 2002)"},{"key":"13_CR4","unstructured":"Lasbouygues, B., Schindler, J., Engels, S., Maurine, P., Azemard, N., Auvergne, D.: Continuous representation of the performance of a CMOS library. In: European Solid-State Circuits, ESSIRC 2003 Conf., September 16-18 (2003)"},{"issue":"11","key":"13_CR5","doi-asserted-by":"publisher","first-page":"1352","DOI":"10.1109\/TCAD.2002.804088","volume":"21","author":"P. Maurine","year":"2002","unstructured":"Maurine, P., Rezzoug, M., Azemard, N., Auvergne, D.: Transition time modeling in deep submicron CMOS. IEEE Trans. on Computer Aided Design\u00a021(11), 1352\u20131363 (2002)","journal-title":"IEEE Trans. on Computer Aided Design"},{"key":"13_CR6","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., Newton, A.R.: Alpha-power model, and its application to CMOS inverter delay and other formulas. J. Solid State Circuits\u00a025, 584\u2013594 (1990)","journal-title":"J. Solid State Circuits"},{"key":"13_CR7","first-page":"646","volume":"29","author":"K.O. Jeppson","year":"1994","unstructured":"Jeppson, K.O.: Modeling the Influence of the Transistor Gain Ratio and the Input-to- Output Coupling Capacitance on the CMOS Inverter Delay. IEEE JSSC\u00a029, 646\u2013654 (1994)","journal-title":"IEEE JSSC"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Daga, J.M., Ottaviano, E., Auvergne, D.: Temperature effect on delay for low voltage applications. In: Design, Automation and Test in Europe, Proc., February 23-26, pp. 680\u2013685 (1998)","DOI":"10.1109\/DATE.1998.655931"},{"key":"13_CR9","unstructured":"Power, J.A., et al.: An Investigation of MOSFET Statistical and Temperature Effects. In: Proc. IEEE 1992 Int. Conference on Microelectronic Test Structures, March 1992, vol.\u00a05 (1992)"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Osman, A., et al.: An Extended Tanh Law MOSFET Model for High Temperature Circuit Simulation. IEEE JSSC\u00a030(2) (February 1995)","DOI":"10.1109\/4.341743"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:48:57Z","timestamp":1740527337000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}