{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:40Z","timestamp":1740548080707,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_14","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"119-128","source":"Crossref","is-referenced-by-count":0,"title":["Yield Optimization by Means of Process Parameters Estimation: Comparison Between ABB and ASV Techniques"],"prefix":"10.1007","author":[{"given":"Mauro","family":"Olivieri","sequence":"first","affiliation":[]},{"given":"Mirko","family":"Scarana","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Narendra, S., Borkar, S., De, V., Antoniadis, D., Chandrakasan, A.: Scaling of stack effect and its application for leakage reduction. In: International Symposium on Low Power Electronics and Design 2001, pp. 195\u2013200 (2001)","DOI":"10.1145\/383082.383132"},{"issue":"5","key":"14_CR2","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1109\/TVLSI.2003.817120","volume":"11","author":"T. Chen","year":"2003","unstructured":"Chen, T., Naffziger, S.: Comparison of Adaptive Body Bias (ABB) and Adaptive Supply Voltage (ASV) for Improving Delay and Leakage Under the Presence of Process Variation. IEEE Trans. on VLSI Systems\u00a011(5), 888\u2013899 (2003)","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"3","key":"14_CR3","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1109\/4.209985","volume":"28","author":"S.W. Director","year":"1993","unstructured":"Director, S.W., Feldman, P., Krishna, K.: Statistical Integrated Circuit Design. IEEE Journal of Solid-State Circuits\u00a028(3), 193\u2013202 (1993)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"14_CR4","doi-asserted-by":"publisher","first-page":"1885","DOI":"10.1109\/16.944173","volume":"48","author":"Q. Zhang","year":"2001","unstructured":"Zhang, Q., Liou, J., McMacken, J., Thomson, J., Payman, P.: Development of robust interconnect model based on design of experiments and multiobjective optimization. IEEE Trans. Electron Devices\u00a048, 1885\u20131891 (2001)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"11","key":"14_CR5","doi-asserted-by":"publisher","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","volume":"37","author":"J.W. Tschanz","year":"2002","unstructured":"Tschanz, J.W., Kao, J.T., Narendra, S.G., Nair, R., Antoniadis, D.A., Chandrakasan, A.P., De, V.: Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid-State Circuits\u00a037(11), 1396\u20131402 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Keshavarzi, A., Ma, S., Narendra, S., Bloechel, B., Mistry, K., Ghani, T., Borkar, S., De, V.: Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS Ics. In: International Symposium on Low Power Electronics and Design 2001, pp. 207\u2013212 (2001)","DOI":"10.1145\/383082.383135"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Keshavarzi, A., Narendra, S., Bloechel, B., Borkar, S., De, V.: Forward Body Bias for Microprocessors in 130 nm Technology Generation and Beyond. In: Symposium on VLSI Circuits Digest of Technical Papers, June 13-15, pp. 312\u2013315 (2002)","DOI":"10.1109\/VLSIC.2002.1015113"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Narendra, S., Antoniadis, D., De, V.: Impact of using adaptive body bias to compensate dieto- die Vt variation on within-die Vt variation. In: International Symposium on Low Power Electronics and Design, pp. 229\u2013232 (1999)","DOI":"10.1145\/313817.313932"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Leung, O.Y.-H., Yue, C.-W., Tsui, C.-Y., Cheng, R.S.: Reducing power consumption of turbo code decoder using adaptive iteration with variable supply voltage. In: Proc. 1999 Int. Symp. Low-Power Electronics and Design, August 1999, pp. 36\u201341 (1999)","DOI":"10.1145\/313817.313836"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Schmitz, M.T., Al-Hashimi, B.M.: Energy minimization for processor cores using variable supply voltages. In: Proc. Institute of Electronic Engineers Workshop Systems on a Chip (September 2000)","DOI":"10.1049\/ic:20000523"},{"key":"14_CR11","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/4.753685","volume":"34","author":"G.-Y. Wei","year":"1999","unstructured":"Wei, G.-Y., Horowitz, M.: A fully digital, energy-efficient, adaptive power-supply regulator. IEEE J. Solid-State Circuits\u00a034, 520\u2013528 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Kim, J., Horowitz, R.: An efficient digital sliding controller for adaptive power supply regulation. In: Proc. 2001 Symp. VLSI Circuits Dig. Tech. Paper, June 2001, pp. 133\u2013136 (2001)","DOI":"10.1109\/VLSIC.2001.934218"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Martin, S.M., Flautner, K., Mudge, T., Blaauw, D.: Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In: IEEE\/ACM International Conference on Computer Aided Design, pp. 721\u2013725 (2002)","DOI":"10.1145\/774572.774678"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Tschanz, J., Narendra, S., Nair, R., De, V.: Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors. In: Symposium on VLSI Circuits Digest of Technical Papers, June 13-15, pp. 310\u2013311 (2002)","DOI":"10.1109\/VLSIC.2002.1015112"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:48:51Z","timestamp":1740527331000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}