{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:03:53Z","timestamp":1725566633505},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_15","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"129-137","source":"Crossref","is-referenced-by-count":1,"title":["High Yield Standard Cell Libraries: Optimization and Modeling"],"prefix":"10.1007","author":[{"given":"Nicola","family":"Dragone","sequence":"first","affiliation":[]},{"given":"Michele","family":"Quarantelli","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Bertoletti","sequence":"additional","affiliation":[]},{"given":"Carlo","family":"Guardiani","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","unstructured":"Keutzer, K., Kolwicz, K., Lega, M.: Impact of library size on the quality of automated synthesis. In: Proc. of ICCAD, pp. 120\u2013123 (1987)"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Scott, K., Keutzer, K.: Improving cell libraries for synthesis. In: Proc. of CICC, pp. 128\u2013131 (1994)","DOI":"10.1109\/CICC.1994.379752"},{"key":"15_CR3","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/6.8586","volume":"10","author":"A.J. Strojwas","year":"1988","unstructured":"Strojwas, A.J., Director, S.W.: VLSI: linking design and manufacturing. IEEE Spectrum\u00a0(10), 24\u201328 (1988)","journal-title":"IEEE Spectrum"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Nag, P.K., Maly, W.: Hierarchical extraction of critical area for shorts in very large ICs. Proceedings of International Workshop on Defect and Fault Tolerance in VLSI Systems, 19\u201327 (November 1995)","DOI":"10.1109\/DFTVS.1995.476933"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Heineken, H.T., Maly, W.: Manufacturability analysis environment - MAPEX. In: Proceedings of Custom Integrated Circuits Conference (May 1994)","DOI":"10.1109\/CICC.1994.379712"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Ciplickas, D.J., Li, X., Strojwas, A.J.: Predictive yield modeling of VLSIC\u2019s. In: 5th International Workshop on Statistical Metrology, pp. 28\u201337 (2000)","DOI":"10.1109\/IWSTM.2000.869305"},{"key":"15_CR7","unstructured":"YRS User\u2019s manual\u201d, PDF Solutions, Inc."},{"key":"15_CR8","unstructured":"PDF Solutions,Successful Integration of DFM Nanometer Era Design Flows, CICC 2004 (2004) (to be published)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:54:59Z","timestamp":1620014099000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}