{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:03:53Z","timestamp":1725566633161},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_22","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"198-207","source":"Crossref","is-referenced-by-count":2,"title":["Leakage Power Analysis and Comparison of Deep Submicron Logic Gates"],"prefix":"10.1007","author":[{"given":"Geoff","family":"Merrett","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"Piguet, et al.: Extremely Low-Power Logic. In: Proc. Design Automation and Test in Europe Conf., February 2004, pp. 656\u2013661 (2004)","DOI":"10.1109\/DATE.2004.1268919"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Tsai, Y.-F., Duarte, D., Vijaykrishnan, N., Irwin, M.J.: Implications of Technology Scaling on Leakage Reduction Techniques. In: Proc. Conf. Des. Automation, pp. 187\u2013190 (2003)","DOI":"10.1145\/775876.775880"},{"key":"22_CR3","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1109\/4.509853","volume":"31","author":"R.X. Gu","year":"1996","unstructured":"Gu, R.X., Elmasry, M.I.: Power Dissipation Analysis and Optimisation of Deep Submicron CMOS Digital Circuits. IEEE J. Solid-State Circuits\u00a031, 707\u2013713 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"22_CR4","first-page":"68","volume":"36","author":"N.S. Kim","year":"2003","unstructured":"Kim, N.S., et al.: Leakage Current: Moore\u2019s Law Meets Static Power. IEEE J. Computer\u00a036, 68\u201375 (2003)","journal-title":"IEEE J. Computer"},{"key":"22_CR5","unstructured":"Wei, L., Roy, K., De, V.K.: Low Voltage Low Power CMOS Design Techniques for Deep Submicron ICs. In: Int. Conf. VLSI Design, January 2000, pp. 24\u201329 (2000)"},{"key":"22_CR6","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/4.179198","volume":"28","author":"D. Liu","year":"1993","unstructured":"Liu, D., Svensson, C.: Trading Speed for Low Power by Choice of Supply and Threshold Voltages. IEEE J. Solid-State Circuits\u00a028, 10\u201317 (1993)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"22_CR7","doi-asserted-by":"publisher","first-page":"876","DOI":"10.1109\/TVLSI.2002.808436","volume":"10","author":"K.S. Khouri","year":"2002","unstructured":"Khouri, K.S., Jha, N.K.: Leakage Power Analysis and Reduction During Behavioural Synthesis. IEEE Trans. VLSI Systems\u00a010, 876\u2013885 (2002)","journal-title":"IEEE Trans. VLSI Systems"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Roy, K.: Leakage Power Reduction in Low-Voltage CMOS Designs. In: Proc. Int. Conf. Electron., Circuits Syst., September 1998, pp. 167\u2013173 (1998)","DOI":"10.1109\/ICECS.1998.814856"},{"key":"22_CR9","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/MDT.2004.1261850","volume":"21","author":"N. Sirisantana","year":"2004","unstructured":"Sirisantana, N., Roy, K.: Low-Power Design Using Multiple Channel Lengths and Oxide Thicknesses. IEEE Design & Test of Computers\u00a021, 56\u201363 (2004)","journal-title":"IEEE Design & Test of Computers"},{"key":"22_CR10","doi-asserted-by":"crossref","unstructured":"Halter, J.P.: A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits. In: IEEE Custom Integrated Circuits Conf., pp. 475\u2013478 (1997)","DOI":"10.1109\/CICC.1997.606670"},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Chen, Z., Wei, L., Johnson, M., Roy, K.: Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modelling of Transistor Stacks. In: Proc. Symp. Low Power Design Electron., pp. 239\u2013244 (1998)","DOI":"10.1145\/280756.280917"},{"key":"22_CR12","unstructured":"Jiang, W., Tiwari, V., de la Iglesia, E., Sinha, A.: Topological Analysis for Leakage Power Prediction of Digital Circuits. In: Proc. Int. Conf. VLSI Design, January 2002, pp. 39\u201344 (2002)"},{"key":"22_CR13","volume-title":"Digital Integrated Circuits (A Design Perspective)","author":"J.M. Rabaey","year":"1996","unstructured":"Rabaey, J.M.: Digital Integrated Circuits (A Design Perspective). Prentice-Hall, New Jersey (1996)"},{"key":"22_CR14","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1109\/4.303715","volume":"29","author":"J.M. Wang","year":"1994","unstructured":"Wang, J.M., Fang, S.C., Feng, W.S.: New Efficient Designs for XOR and XNOR Functions on the Transistor Level. IEE Solid-State Circuits\u00a029, 780\u2013786 (1994)","journal-title":"IEE Solid-State Circuits"},{"key":"22_CR15","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R. Zimmermann","year":"1997","unstructured":"Zimmermann, R., Fichtner, W.: Low-Power Logic Styles: CMOS Versus Pass- Transistor Logic. IEEE J. Solid-State Circuits\u00a032, 1079\u20131090 (1997)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"22_CR16","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1109\/TVLSI.2002.808446","volume":"10","author":"M. Alioto","year":"2002","unstructured":"Alioto, M., Palumbo, G.: Analysis and Comparison on Full Adder Block in Submicron Technology. IEEE Trans. VLSI Systems\u00a010, 806\u2013823 (2002)","journal-title":"IEEE Trans. VLSI Systems"},{"key":"22_CR17","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A.P., Sheng, S., Bordersen, R.W.: Low-Power CMOS Digital Design. IEEE J. Solid-State Circuits\u00a027, 473\u2013484 (1992)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"22_CR18","unstructured":"Avant!: Star-Hspice Manual (release February 1999) (June 1999)"},{"key":"22_CR19","unstructured":"Berkeley Predictive Technology Model (BPTM): Device Group, Univ. California at Berkeley, [online] Available http:\/\/www-device.eecs.berkeley.edu\/~ptm\/"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_22.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:48:12Z","timestamp":1605761292000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}