{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:41Z","timestamp":1740548081046,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_3","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"3-15","source":"Crossref","is-referenced-by-count":0,"title":["Low-Voltage Embedded RAMs \u2013 Current Status and Future Trends"],"prefix":"10.1007","author":[{"given":"Kiyoo","family":"Itoh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Osada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayuki","family":"Kawahara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","volume-title":"VLSI Memory Chip Design","author":"K. Itoh","year":"2001","unstructured":"Itoh, K.: VLSI Memory Chip Design. Springer, New York (2001)"},{"issue":"5\/6","key":"3_CR2","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.475.0525","volume":"47","author":"Y. Nakagome","year":"2003","unstructured":"Nakagome, Y., et al.: Review and prospects of low-voltage RAM circuits. IBM J. R & D\u00a047(5\/6), 525\u2013552 (2003)","journal-title":"IBM J. R & D"},{"doi-asserted-by":"crossref","unstructured":"Kamei, T., et al.: A Resume-Standby Application Processor for 3G Cellular Phones. In: 2004 ISSCC Dig. Tech. Papers, February 2004, pp. 336\u2013337 (2004)","key":"3_CR3","DOI":"10.1109\/ISSCC.2004.1332731"},{"doi-asserted-by":"crossref","unstructured":"Yamaoka, M., et al.: A 300 MHz 25\u03bcA\/Mb Leakage On-Chip SRAM Module Featuring Process-Variation Immunity and Low-Leakage-Active Mode for Mobile-Phone Application Processor. In: 2004 ISSCC Dig. Tech. Papers, February 2004, pp. 494\u2013495 (2004)","key":"3_CR4","DOI":"10.1109\/JSSC.2004.838014"},{"unstructured":"Hardee, K., et al.: A 0.6V 205MHz 19.5ns tRC 16Mb Embedded DRAM. In: 2004 ISSCC Dig. Tech. Papers, February 2004, pp. 494\u2013495 (2004)","key":"3_CR5"},{"doi-asserted-by":"crossref","unstructured":"Morishita, F., et al.: A 312MHz 16Mb Random-Cycle Embedded DRAM Macro with 73 \u03bcW Power-Down Mode for Mobile Applications. In: 2004 ISSCC Dig. Tech. Papers, February 2004, pp. 202\u2013203 (2004)","key":"3_CR6","DOI":"10.1109\/ISSCC.2004.1332664"},{"doi-asserted-by":"crossref","unstructured":"Yamaoka, M., et al.: Low Power SRAM Menu for SOC Application Using Yin-Yang- Feedback Memory Cell Technology. In: Symp. VLSI Circuits Dig. (June 2004)","key":"3_CR7","DOI":"10.1109\/VLSIC.2004.1346590"},{"doi-asserted-by":"crossref","unstructured":"Nii, K., et al.: A 90 nm Low Power 32K-Byte Embedded SRAM with Gate Leakage Suppression Circuit for Mobile Applications. In: Symp. VLSI Circuits Dig., June 2003, pp. 247\u2013150 (2003)","key":"3_CR8","DOI":"10.1109\/JSSC.2004.825235"},{"doi-asserted-by":"crossref","unstructured":"Inukai, T., Hiramoto, T.: Suppression of Stand-by Tunnel Current in Ultra-Thin Gate Oxide MOSFETs by Dual Oxide Thickness MTCMOS(DOT-MTCMOS). In: Ext. Abst. 1999 Int\u2019l Conf. SSDM, Tokyo, pp. 264\u2013265 (1999)","key":"3_CR9","DOI":"10.7567\/SSDM.1999.E-4-1"},{"doi-asserted-by":"crossref","unstructured":"Osada, K., et al.: 16.7fA\/cell Tunnel-Leakage-Suppressed 16Mb SRAM for Handling Cosmic-Ray-Induced Multi-Errors. In: 2003 ISSCC Dig. Tech. Papers, February 2003, pp. 302\u2013303 (2003)","key":"3_CR10","DOI":"10.1109\/JSSC.2003.818138"},{"doi-asserted-by":"crossref","unstructured":"Noda, H., et al.: A 143MHz 1.1W 4.5Mb Dynamic TCAM with Hierarchical Searching and Shift Redundancy Architecture. In: 2004 ISSCC Dig. Tech. Papers, February 2004, pp. 208\u2013209 (2004)","key":"3_CR11","DOI":"10.1109\/ISSCC.2004.1332667"},{"unstructured":"Nahas, J., et al.: A 4Mb 0.18\u03bcm 1T1MTJ Toggle MRAM Memory. In: 2004 ISSCC Dig. Tech. Papers, February 2004, pp. 44\u201345 (2004)","key":"3_CR12"},{"unstructured":"Cho, W.Y., et al.: A 0.18\u03bcm 3.0V 64Mb Non-Volatile Phase-Transition Random-Access Memory(PRAM). In: 2004 ISSCC Dig. Tech. Papers, February 2004, pp. 40\u201341 (2004)","key":"3_CR13"},{"unstructured":"Nakagome, Y., et al.: Symp. VLSI Circuits Dig., June 1992, pp. 82\u201383 (1992)","key":"3_CR14"},{"key":"3_CR15","doi-asserted-by":"publisher","first-page":"1136","DOI":"10.1109\/4.245594","volume":"28","author":"T. Kawahara","year":"1993","unstructured":"Kawahara, T., et al.: Subthreshold current reduction for decoded-driver by self-reverse biasing. IEEE J. Solid-State Circuits\u00a028, 1136\u20131144 (1993)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3_CR16","doi-asserted-by":"publisher","first-page":"1131","DOI":"10.1109\/4.245593","volume":"28","author":"M. Horiguchi","year":"1993","unstructured":"Horiguchi, M., et al.: Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI\u2019s. IEEE J. Solid-State Circuits\u00a028, 1131\u20131135 (1993)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"3_CR17","doi-asserted-by":"publisher","first-page":"761","DOI":"10.1109\/4.303713","volume":"29","author":"T. Sakata","year":"1994","unstructured":"Sakata, T., et al.: Subthreshold-current reduction circuits for multi-gigabit DRAM\u2019s. IEEE J. Solid-State Circuits\u00a029, 761\u2013769 (1994)","journal-title":"IEEE J. Solid-State Circuits"},{"doi-asserted-by":"crossref","unstructured":"Osada, K., et al.: Universal-Vdd 0.65-2.0V 32 kB Cache using Voltage-Adapted Timing- Generation Scheme and a Lithographical-Symmetric Cell. In: 2001 ISSCC, Dig. Tech. Papers, February 2001, pp. 168\u2013169 (2001)","key":"3_CR18","DOI":"10.1109\/ISSCC.2001.912589"},{"doi-asserted-by":"crossref","unstructured":"Itoh, K., et al.: Review and Future Prospects of Low-voltage Embedded RAMs. In: CICC2004 Dig. (October 2004)","key":"3_CR19","DOI":"10.1109\/CICC.2004.1358816"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:49:08Z","timestamp":1740527348000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}