{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T14:15:09Z","timestamp":1726409709506},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_33","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"311-321","source":"Crossref","is-referenced-by-count":0,"title":["L0 Cluster Synthesis and Operation Shuffling"],"prefix":"10.1007","author":[{"given":"Murali","family":"Jayapala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom Vander","family":"Aa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco","family":"Barat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geert","family":"Deconinck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"33_CR1","unstructured":"Mediabench, http:\/\/www.cs.ucla.edu\/leec\/mediabench"},{"key":"33_CR2","unstructured":"Trimaran: An Infrastructure for Research in Instruction-Level Parallelism (1999), http:\/\/www.trimaran.org"},{"key":"33_CR3","unstructured":"Standard Performance Evaluation Corporation: SPEC CPU 2000 (2000), http:\/\/www.spec.org"},{"issue":"4","key":"33_CR4","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/92.645068","volume":"5","author":"R.S. Bajwa","year":"1997","unstructured":"Bajwa, R.S., Hiraki, M., Kojima, H., Gorny, D.J., Nitta, K., Shridhar, A., Seki, K., Sasaki, K.: Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a05(4), 417\u2013424 (1997)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"33_CR5","first-page":"110","volume":"3","author":"L. Benini","year":"2002","unstructured":"Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V.: A power modeling and estimation framework for vliw-based embedded system. ST Journal of System Research\u00a03(1), 110\u2013118 (2002) (Also presented in PATMOS 2001)","journal-title":"ST Journal of System Research"},{"key":"33_CR6","doi-asserted-by":"crossref","unstructured":"Bona, A., Sami, M., Sciuto, D., Zaccaria, V., Silvano, C., Zafalon, R.: An instruction-level methodology for power estimation and optimization of embedded vliw cores. In: Proc of Design Automation and Test in Europe (DATE) (March 2002)","DOI":"10.1109\/DATE.2002.998484"},{"key":"33_CR7","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc of the 27th International Symposium on Computer Architecture (ISCA), June 2000, pp. 83\u201394 (2000)","DOI":"10.1145\/339647.339657"},{"key":"33_CR8","volume-title":"Energy Efficient Micorprocessor Design","author":"T. Burd","year":"1992","unstructured":"Burd, T., Brodersen, R.W.: Energy Efficient Micorprocessor Design, 1st edn. Kluwer Academic Publishers, Dordrecht (January 1992)","edition":"1"},{"key":"33_CR9","doi-asserted-by":"crossref","unstructured":"Faraboschi, P., Brown, G., Fischer, J., Desoli, G., Homewood, F.: Lx: A technology platform for customizable vliw embedded processing. In: Proc of 27th International Symposium on Computer Architecture (ISCA) (June 2000)","DOI":"10.1145\/339647.339682"},{"key":"33_CR10","doi-asserted-by":"crossref","unstructured":"Jacome, M.F., de Veciana, G.: Design challenges for new application-specific processors. Special issue on Design of Embedded Systems in IEEE Design & Test of Computers (April-June 2000)","DOI":"10.1109\/54.844333"},{"key":"33_CR11","unstructured":"Jayapala, M., Barat, F., Aa, T.V., Catthoor, F., Deconinck, G., Corporaal, H.: Clustered l0 buffer organization for low energy embedded processors. In: Proc of 1st Workshop on Application Specific Processors (WASP), held in conjunction with MICRO-35 (November 2002)"},{"key":"33_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1007\/3-540-45716-X_26","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"M. Jayapala","year":"2002","unstructured":"Jayapala, M., Barat, F., OpDeBeeck, P., Catthoor, F., Deconinck, G., Corporaal, H.: A low energy clustered instruction memory hierarchy for long instruction word processors. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, p. 258. Springer, Heidelberg (2002)"},{"issue":"8","key":"33_CR13","doi-asserted-by":"publisher","first-page":"889","DOI":"10.1109\/TCAD.2002.800451","volume":"21","author":"V. Lapinskii","year":"2002","unstructured":"Lapinskii, V., Jacome, M.F., de Veciana, G.: Applicationspecific clustered vliw datapaths: Early exploration on a parameterized design space. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems\u00a021(8), 889\u2013903 (2002)","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"33_CR14","doi-asserted-by":"crossref","unstructured":"Lee, L.H., Moyer, W., Arends, J.: Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In: Proc of International Symposium on Low Power Electronic Design (ISLPED) (August 1999)","DOI":"10.1145\/313817.313944"},{"key":"33_CR15","unstructured":"Texas Instruments Inc., TMS320C6000 Power Consumption Summary (November 1999), http:\/\/www.ti.com"},{"key":"33_CR16","unstructured":"Texas Instruments Inc, TMS320C6000 CPU and Instruction Set Reference Guide (October 2000), http:\/\/www.ti.com"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_33.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:48:17Z","timestamp":1605761297000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}