{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:26Z","timestamp":1759146326689},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_42","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T17:00:42Z","timestamp":1285088442000},"page":"402-412","source":"Crossref","is-referenced-by-count":4,"title":["A Predictive Synchronizer for Periodic Clock Domains"],"prefix":"10.1007","author":[{"given":"Uri","family":"Frank","sequence":"first","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"42_CR1","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139166980","volume-title":"Digital Systems Engineering","author":"W.J. Dally","year":"1998","unstructured":"Dally, W.J., Poulton, J.W.: Digital Systems Engineering. Cambridge University Press, Cambridge (1998)"},{"key":"42_CR2","doi-asserted-by":"crossref","unstructured":"Dennison, L.R., Dally, W.J., Xanthopolous, D.: Low-latency plesiochronous data retiming. In: Proc.16th Conf. Adv. Res. in VLSI, pp. 304\u2013315 (1995)","DOI":"10.1109\/ARVLSI.1995.515628"},{"key":"42_CR3","doi-asserted-by":"crossref","unstructured":"Chakraborty, Greenstreet, M.R.: Efficient self-timed interfaces for crossing clock domains. In: Proc.9th IEEE Int. Symp. Asynchronous Circuits and Systems (ASYNC 2003), pp. 78\u201388 (2003)","DOI":"10.1109\/ASYNC.2003.1199168"},{"key":"42_CR4","doi-asserted-by":"crossref","unstructured":"Semiat, Y., Ginosar, R.: Timing Measurements of Synchronization Circuits. In: Proc. 9th IEEE Int. Symp. on Asynchronous Circuits and Systems, ASYNC 2003 (2003)","DOI":"10.1109\/ASYNC.2003.1199167"},{"key":"42_CR5","unstructured":"Gandhi, J.: Apparatus for fast logic transfer of data across asynchronous clock domains. USA Patent 6,172,540 (2001)"},{"key":"42_CR6","unstructured":"Sarmenta, L.F.G., Pratt, G.A., Ward, S.A.: Rational Clocking. In: Proc. ICCD, pp. 217\u2013228 (1995)"},{"key":"42_CR7","doi-asserted-by":"crossref","unstructured":"Messerschmitt, D.G.: Synchronization in Digital System Design. IEEE J. Selected Areas in Communication 8(8) (1990)","DOI":"10.1109\/49.62819"},{"key":"42_CR8","doi-asserted-by":"crossref","unstructured":"Chelcea, T., Nowick, S.M.: Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols. In: Proc. ACM\/IEEE Design Automation Conference (2001)","DOI":"10.1145\/378239.378256"},{"key":"42_CR9","doi-asserted-by":"crossref","unstructured":"Ginosar, R.: Fourteen Ways to Fool Your Synchronizer. In: Proc. 9th IEEE Int. Symp. on Asynchronous Circuits and Systems, ASYNC 2003 (2003)","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"42_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1007\/978-3-540-39762-5_16","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"J.W. Kessels","year":"2003","unstructured":"Kessels, J.W., Peeters, A., Kim, S.-J.: Bridging clock domains by synchronizing the mice in the mousetrap. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 141\u2013150. Springer, Heidelberg (2003)"},{"key":"42_CR11","doi-asserted-by":"crossref","unstructured":"Stewart, W.K., Ward, S.: A solution to a special case of Synchronization Problem. IEEE Trans. Comp. 37(1) (1988)","DOI":"10.1109\/12.75145"},{"issue":"6","key":"42_CR12","doi-asserted-by":"publisher","first-page":"849","DOI":"10.1109\/4.766819","volume":"34","author":"C. Dike","year":"1999","unstructured":"Dike, C., Burton, E.: Miller and Noise Effects in a Synchronizing Flip-flop. IEEE J. Solid-State Circuits\u00a034(6), 849\u2013855 (1999)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"42_CR13","doi-asserted-by":"publisher","first-page":"202","DOI":"10.1109\/4.982426","volume":"37","author":"D.J. Kinniment","year":"2002","unstructured":"Kinniment, D.J., Bystrov, A., Yakovlev, A.: Synchronization Circuit Performance. IEEE J. Solid-State Circuits\u00a037, 202\u2013209 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"42_CR14","doi-asserted-by":"crossref","unstructured":"Ginosar, R., Kol, R.: Adaptive Synchronization. In: Proc. ICCD (1998)","DOI":"10.1109\/ICCD.1998.727042"},{"key":"42_CR15","doi-asserted-by":"crossref","unstructured":"Moore, S.W., Taylor, G.S., Cunningham, P.A., Mullins, R.D., Robinson, P.: Self- Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems. In: Proc. ICCD (2000)","DOI":"10.1109\/ICCD.2000.878271"},{"key":"42_CR16","unstructured":"International Technology Roadmap for Semiconductors, ITRS (2001)"},{"issue":"3","key":"42_CR17","first-page":"315","volume":"E80-D","author":"J. Cortadella","year":"1997","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Transactions on Information and Systems\u00a0E80-D(3), 315\u2013325 (1997)","journal-title":"IEICE Transactions on Information and Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_42.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T23:48:21Z","timestamp":1605743301000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_42","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}