{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:07Z","timestamp":1740548047507,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_43","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"413-422","source":"Crossref","is-referenced-by-count":0,"title":["Power Supply Net for Adiabatic Circuits"],"prefix":"10.1007","author":[{"given":"J\u00fcrgen","family":"Fischer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ettore","family":"Amirante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Agnese","family":"Bargagli-Stoffi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Teichmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominik","family":"Gruber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"43_CR1","doi-asserted-by":"crossref","unstructured":"Kramer, A., Denker, J.S., Flower, B., Moroney, J.: 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits. In: Proceedings of the International Symposium on Low Power Design, pp. 191\u2013196 (1995)","DOI":"10.1145\/224081.224115"},{"issue":"4","key":"43_CR2","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1109\/4.499727","volume":"31","author":"Y. Moon","year":"1996","unstructured":"Moon, Y., Jeong, D.: An Efficient Charge Recovery Logic Circuit. IEEE Journal of Solid-State Circuits\u00a031(4), 514\u2013522 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"20","key":"43_CR3","doi-asserted-by":"publisher","first-page":"1867","DOI":"10.1049\/el:19961272","volume":"32","author":"A. Vetuli","year":"1996","unstructured":"Vetuli, A., Di Pascoli, S., Reyneri, L.M.: Positive feedback in adiabatic logic. Electronics Letters\u00a032(20), 1867\u20131869 (1996)","journal-title":"Electronics Letters"},{"issue":"2","key":"43_CR4","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1049\/el:20000183","volume":"36","author":"A. Blotti","year":"2000","unstructured":"Blotti, A., Di Pascoli, S., Saletti, R.: Simple model for positive-feedback adiabatic logic power consumption estimation. Electronics Letters\u00a036(2), 116\u2013118 (2000)","journal-title":"Electronics Letters"},{"key":"43_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1007\/978-3-540-39762-5_37","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"J. Fischer","year":"2003","unstructured":"Fischer, J., Amirante, E., Randazzo, F., Iannaccone, G., Schmitt-Landsiedel, D.: Reduction of the Energy Consumption in Adiabatic Gates by Optimal Transistor Sizing. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 309\u2013318. Springer, Heidelberg (2003)"},{"issue":"14","key":"43_CR6","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1049\/el:20020523","volume":"38","author":"A. Bargagli-Stoffi","year":"2002","unstructured":"Bargagli-Stoffi, A., Iannaccone, G., Di Pascoli, S., Amirante, E., Schmitt-Landsiedel, D.: Four-phase power clock generator for adiabatic logic circuits. Electronics Letters\u00a038(14), 689\u2013690 (2002)","journal-title":"Electronics Letters"},{"key":"43_CR7","doi-asserted-by":"crossref","unstructured":"Chan, S.C., Restle, P.J., Shepard, K.L., James, N.K., Franch, R.L.: A 4.6GHz Resonant Global Clock Distribution Network. In: Digest of Technical Papers, IEEE International Solid-State Circuits Conference, February 2004, pp. 342\u2013343 (2004)","DOI":"10.1109\/ISSCC.2004.1332734"},{"key":"43_CR8","doi-asserted-by":"crossref","unstructured":"Amirante, E., Bargagli-Stoffi, A., Fischer, J., Iannaccone, G., Schmitt-Landsiedel, D.: Adiabatic 4-bit Adders: Comparison of Performance and Robustness against Technology Parameter Variations. In: Proceedings of the 45th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2002, Tulsa, OK, USA, August 2002, vol.\u00a0III, pp. 644\u2013647 (2002)","DOI":"10.1109\/MWSCAS.2002.1187122"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_43.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:48:51Z","timestamp":1740527331000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_43","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}