{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:03:56Z","timestamp":1725566636462},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_47","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T17:00:42Z","timestamp":1285088442000},"page":"453-462","source":"Crossref","is-referenced-by-count":5,"title":["Wirelength Reduction Using 3-D Physical Design"],"prefix":"10.1007","author":[{"given":"Idris","family":"Kaya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Silke","family":"Salewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Markus","family":"Olbrich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erich","family":"Barke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"47_CR1","unstructured":"ITRS: The international technology roadmap for semiconductors (2001), http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm"},{"key":"47_CR2","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K. Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. of the IEEE\u00a089, 602\u2013633 (2001)","journal-title":"Proc. of the IEEE"},{"key":"47_CR3","doi-asserted-by":"crossref","unstructured":"Ramm, P., Bonfert, D., Gieser, H., Haufe, J., Iberl, F., Klumpp, A., Kux, A., Wieland, R.: InterChip Via technology for vertical system integration. In: Proc. IITC, pp. 160\u2013162 (2001)","DOI":"10.1109\/IITC.2001.930046"},{"key":"47_CR4","doi-asserted-by":"crossref","unstructured":"Kleiner, M.B., K\u00fchn, S.A., Ramm, P., Weber, W.: Thermal analysis of vertically integrated circuits. In: Proc. IEDM, pp. 487\u2013490 (1995)","DOI":"10.1109\/IEDM.1995.499244"},{"key":"47_CR5","unstructured":"INFCC200208.133e: Infineon presents SOLID, a world first 3D chip integration technology. Press Release (2002)"},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Das, S., Chandrakasan, A., Reif, R.: Design tools for 3-D integrated circuits. In: Proc. ASPDAC, pp. 53\u201356 (2003)","DOI":"10.1145\/1119772.1119783"},{"key":"47_CR7","doi-asserted-by":"crossref","unstructured":"Deng, Y., Maly, W.P.: Interconnect characteristics of 2.5-D system integration scheme. In: Proc. ISPD, pp. 171\u2013175 (2001)","DOI":"10.1145\/369691.369763"},{"key":"47_CR8","doi-asserted-by":"crossref","unstructured":"Deng, Y., Maly, W.P.: Physical design of the \u201d2.5D\u201d stacked system. In: Proc. ICCD, pp. 211\u2013217 (2003)","DOI":"10.1109\/ICCD.2003.1240897"},{"key":"47_CR9","doi-asserted-by":"crossref","unstructured":"Enbody, R.J., Lynn, G., Tan, K.H.: Routing the 3-D chip. In: Proc. DAC, pp. 132\u2013137 (1991)","DOI":"10.1145\/127601.127644"},{"key":"47_CR10","doi-asserted-by":"crossref","unstructured":"Goplen, B., Sapatnekar, S.: Efficient thermal placement of standard cells in 3D ICs using a force directed approach. In: Proc. ICCAD, pp. 86\u201389 (2003)","DOI":"10.1109\/ICCAD.2003.1257591"},{"key":"47_CR11","doi-asserted-by":"crossref","unstructured":"Ohmura, M.: An initial placement algorithm for 3-D VLSI. In: Proc. ISCS, vol.\u00a06, pp. 195\u2013198 (1998)","DOI":"10.1109\/ISCAS.1998.705245"},{"key":"47_CR12","doi-asserted-by":"crossref","unstructured":"Tanprasert, T.: An analytical 3-D placement that reserves routing space. In: Proc. ISCAS, vol.\u00a03, pp. 69\u201372 (2000)","DOI":"10.1109\/ISCAS.2000.855998"},{"key":"47_CR13","doi-asserted-by":"crossref","unstructured":"Wong, D., Liu, C.: A new algorithm for floorplan design. In: Proc. DAC, pp. 101\u2013107 (1986)","DOI":"10.1109\/DAC.1986.1586075"},{"key":"47_CR14","volume-title":"Adaption in Natural and Artificial Systems","author":"J. Holland","year":"1975","unstructured":"Holland, J.: Adaption in Natural and Artificial Systems. The University of Michigan Press, Ann Arbor (1975)"},{"key":"47_CR15","doi-asserted-by":"crossref","unstructured":"Cohoon, J., Hegde, S., Martin, W., Richards, D.: Floorplan design using distributed genetic algorithms. In: Proc. ICCAD, pp. 452\u2013455 (1988)","DOI":"10.1109\/ICCAD.1988.122547"},{"key":"47_CR16","doi-asserted-by":"crossref","first-page":"943","DOI":"10.1109\/43.511573","volume":"15","author":"M. Rebaudengo","year":"1996","unstructured":"Rebaudengo, M., Reorda, M.: Gallo: A genetic algorithm for floorplan area optimization. IEEE Trans. CAD\u00a015, 943\u2013951 (1996)","journal-title":"IEEE Trans. CAD"},{"key":"47_CR17","unstructured":"Lin, C., Chen, D., Wang, Y.: An efficient genetic algorithm for slicing floorplan area optimization. In: Proc. ISCAS, vol.\u00a02, pp. 879\u2013882 (2002)"},{"key":"47_CR18","doi-asserted-by":"crossref","unstructured":"Guo, P., Cheng, C., Yoshimura, T.: An o-tree representation of non-slicing floorplan and its applications. In: Proc. DAC, pp. 268\u2013273 (1999)","DOI":"10.1145\/309847.309928"},{"key":"47_CR19","doi-asserted-by":"crossref","unstructured":"Murata, H., Kuh, E.: Sequence-pair based placement method for hard\/soft\/preplaced modules. In: Proc. ISPD, pp. 167\u2013172 (1998)","DOI":"10.1145\/274535.274560"},{"key":"47_CR20","unstructured":"Hong, X., Huang, G., Cai, Y., Gu, J., Dong, S., Cheng, C., Gu, J.: Corner block list: An effective and efficient topological representation of non-slicing floorplan. In: Proc. ICCAD, pp. 8\u201312 (2000)"},{"key":"47_CR21","doi-asserted-by":"crossref","unstructured":"Eisenmann, H., Johannes, F.M.: Generic global placement and floorplanning. In: Proc. DAC, pp. 269\u2013274 (1998)","DOI":"10.1145\/277044.277119"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_47.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T23:48:22Z","timestamp":1605743302000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}