{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:04:08Z","timestamp":1725566648093},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_49","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"471-480","source":"Crossref","is-referenced-by-count":1,"title":["A Low and Balanced Power Implementation of the AES Security Mechanism Using Self-Timed Circuits"],"prefix":"10.1007","author":[{"given":"D.","family":"Shang","sequence":"first","affiliation":[]},{"given":"F.","family":"Burns","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bystrov","sequence":"additional","affiliation":[]},{"given":"A.","family":"Koelmans","sequence":"additional","affiliation":[]},{"given":"D.","family":"Sokolov","sequence":"additional","affiliation":[]},{"given":"A.","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"49_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The Design of Rijndael","author":"J. Daemen","year":"2002","unstructured":"Daemen, J., Rijmen, V.: The Design of Rijndael. Springer, Heidelberg (2002)"},{"key":"49_CR2","unstructured":"http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"key":"49_CR3","unstructured":"http:\/\/www.opencores.org\/projects\/aes_core"},{"key":"49_CR4","doi-asserted-by":"crossref","unstructured":"Managard, S., Aigner, M., Dominikus, S.: A Highly Regular and Scalable AES Hardware Architecture. IEEE Transactions on Computer\u00a052(4) (April 2003)","DOI":"10.1109\/TC.2003.1190589"},{"issue":"11","key":"49_CR5","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1145\/188280.188291","volume":"37","author":"R. Anderson","year":"1994","unstructured":"Anderson, R.: Why Cryptosystems Fail. Communications of ACM\u00a037(11), 32\u201340 (1994)","journal-title":"Communications of ACM"},{"key":"49_CR6","unstructured":"Anderson, R., Kuhn, M.: Tamper Resistance: A Cautionary Notice. In: Proc. 2nd USENIX Workshop on Electronic Commerce, Oakland, California (1996)"},{"key":"49_CR7","unstructured":"Hess, E., Jansen, N., Meyer, B., Schutze, T.: Information Leakage Attacks Against Smart Card Implementations of Cryptographic Algorithms and Countermeasures: A Survey, \n                    \n                      http:\/\/www.math.tu-dresden.de\/~schuetze\/reports\/leakage.pdf"},{"key":"49_CR8","unstructured":"http:\/\/www.cs.man.ac.uk\/amulet"},{"key":"49_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/3-540-36400-5_14","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"S. Morioka","year":"2003","unstructured":"Morioka, S., Satoh, A.: An Optimized S-Box Circuit Architecture for Low Power AES Design. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 172\u2013186. Springer, Heidelberg (2003)"},{"key":"49_CR10","volume-title":"Computer Organization & Design: the Hardware\/Software Interface","author":"D.A. Patterson","year":"1997","unstructured":"Patterson, D.A., Hennessy, J.L.: Computer Organization & Design: the Hardware\/Software Interface, 2nd edn. Morgan Kaufman Publishers, Inc., San Francisco (1997) ISBN 1-55860-491-X","edition":"2"},{"issue":"6","key":"49_CR11","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"E. Ivan","year":"1989","unstructured":"Ivan, E.: Sutherland, Micropipelines. Communications of the ACM\u00a032(6), 720\u2013738 (1989)","journal-title":"Communications of the ACM"},{"key":"49_CR12","doi-asserted-by":"crossref","unstructured":"Shang, D., Burns, F., Koelmans, A., Yakovlev, A., Xia, F.: Asynchronous System Synthesis Based on Direct Mapping using VHDL and Petri nets. In: IEE Proc. of CDT (accepted for publication)","DOI":"10.1049\/ip-cdt:20040525"},{"key":"49_CR13","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1007\/978-1-4615-3154-8_13","volume-title":"Logic Synthesis and Optimization","author":"T. Sasao","year":"1993","unstructured":"Sasao, T.: AND-EXOR expressions and their optimization. In: Sasao (ed.) Logic Synthesis and Optimization, pp. 287\u2013312. Kluwer Academic Publishers, Dordrecht (1993)"},{"key":"49_CR14","first-page":"218","volume-title":"Introduction to VLSI systems (Carver Mead and Lynn Conway)","author":"C.L. Seitz","year":"1997","unstructured":"Seitz, C.L.: System timing. In: Introduction to VLSI systems (Carver Mead and Lynn Conway), ch. 7, pp. 218\u2013262. Addison-Wesley, Reading (1997)"},{"key":"49_CR15","doi-asserted-by":"crossref","unstructured":"Plana, L.A., Riocreux, P.A., Bainbridge, W.J., Bardsley, A., Garside, J.D., Temple, S.: SPA: A Synthesiable Amulet Core for Smartcard Applications. In: The Proceedings of 8th International Symposium on Asynchronous Circuits and Systems, Manchester, U.K (April 2002)","DOI":"10.1109\/ASYNC.2002.1000310"},{"key":"49_CR16","doi-asserted-by":"crossref","unstructured":"Sokolov, D., Murphy, J., Bystrov, A., Yakovlev, A.: Improving the Security of Dual-rail Circuits. Submitted to CHES 2004 (2004)","DOI":"10.1007\/978-3-540-28632-5_21"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_49.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:55:04Z","timestamp":1620014104000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_49"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_49","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}