{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T12:57:55Z","timestamp":1772283475259,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540230953","type":"print"},{"value":"9783540302056","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_60","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"585-592","source":"Crossref","is-referenced-by-count":7,"title":["A Dual Low Power and Crosstalk Immune Encoding Scheme for System-on-Chip Buses"],"prefix":"10.1007","author":[{"given":"Zahid","family":"Khan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmet T.","family":"Erdogan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"60_CR1","doi-asserted-by":"crossref","unstructured":"Sotirsadis, P.P., Chandrakasan, A.: Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies. In: IEEE\/ACM International Conference on Computer Aided Design, ICCAD 2000, pp. 322\u2013327 (2000)","DOI":"10.1109\/ICCAD.2000.896493"},{"key":"60_CR2","unstructured":"Guardiani, C., Forzan, C., Franzini, B., Pandini, D.: Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting. In: Patmos International Workshop on Power and Timing Modeling, Optimization and Simulation, October 7-9 (1998)"},{"key":"60_CR3","doi-asserted-by":"crossref","unstructured":"Heydari, P., Pedram, M.: Analysis and Reduction of Capacitive Coupling Noise in High Speed VLSI Circuits. In: IEEE International Conference on Computer Design (ICCD), Austin, Texas, September 2001, pp. 104\u2013109 (2001)","DOI":"10.1109\/ICCD.2001.955011"},{"key":"60_CR4","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1109\/HIS.2001.946705","volume":"9","author":"C. Duan","year":"2001","unstructured":"Duan, C., Tirumala, A., Khatri, S.P.: Analysis and avoidance of cross-talk in onchip buses. Hot Interconnects\u00a09, 133\u2013138 (2001)","journal-title":"Hot Interconnects"},{"issue":"1","key":"60_CR5","first-page":"49","volume":"3","author":"M.R. Stan","year":"1995","unstructured":"Stan, M.R., Burleson, W.P.: Bus-invert coding for low-power I\/O. VLSI Systems. IEEE Transactions\u00a03(1), 49\u201358 (1995)","journal-title":"IEEE Transactions"},{"key":"60_CR6","doi-asserted-by":"crossref","unstructured":"Benini, L., Micheli, G.D., Macii, E., Sciuto, D., Silviano, C.: Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems. In: Proceedings of Seventh Great Lakes Symposium on VLSI 1997, March 13-15, pp. 77\u201382 (1997)","DOI":"10.1109\/GLSV.1997.580414"},{"key":"60_CR7","unstructured":"Kim, K.-W., Kwang-Hyun-Baek, Shanbhag, N., Liu, C.L., Kang, S.-M.: Couplingdriven signal encoding scheme for low-power interface design. In: IEEE\/ACM International Conference on Computer Aided Design, ICCAD 2000, November 2000, pp. 318\u2013321 (2000)"},{"key":"60_CR8","doi-asserted-by":"crossref","unstructured":"Lyuh, C.G., Kim, T.: Low power bus encoding with crosstalk delay elimination. In: 15th Annual IEEE International on ASIC\/SOC Conference 2002, September 25-28, pp. 389\u2013393 (2002)","DOI":"10.1109\/ASIC.2002.1158090"},{"key":"60_CR9","unstructured":"Tiehan, L., Henkel, J., Lekatsas, H., Wolf, W.: Enhancing signal integrity through a lowoverhead encoding scheme on address buses. In: Design, Automation and Test in Europe Conference and Exhibition, March 3-7 (2003)"},{"key":"60_CR10","doi-asserted-by":"crossref","unstructured":"Sotiriadis, P.P., Chandrakasan, A.: Low power bus coding techniques considering interwire capacitances. In: Proceedings of the IEEE on Custom Integrated Circuits Conference, CICC 2000, May 21-24, pp. 507\u2013510 (2000)","DOI":"10.1109\/CICC.2000.852719"},{"key":"60_CR11","doi-asserted-by":"crossref","unstructured":"Stan, M.R., Burleson, W.P.: Coding a terminated bus for low power. In: Proceedingsof Fifth Great Lakes Symposium on VLSI 1995, March 16-18, pp. 70\u201373 (1995)","DOI":"10.1109\/GLSV.1995.516027"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_60.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:49:25Z","timestamp":1740527365000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_60","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004]]}}}