{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T00:10:10Z","timestamp":1740528610172,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_63","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"613-622","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Building Blocks of a Mixed Granularity Reconfigurable System-on-Chip Platform"],"prefix":"10.1007","author":[{"given":"K.","family":"Masselos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Blionas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J-Y.","family":"Mignolet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Foster","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Nikolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"63_CR1","doi-asserted-by":"crossref","unstructured":"Bartic, T.A., et al.: Highly Scalable Network on Chip for Reconfigurable Systems. In: International Symposium on System-on-Chip (SoC), Tampere, Finland (November 2003)","DOI":"10.1109\/ISSOC.2003.1267722"},{"key":"63_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_58","volume-title":"Field Programmable Logic and Application","author":"T. Marescaux","year":"2003","unstructured":"Marescaux, T., et al.: Networks on Chip as Hardware Components of an OS for Reconfigurable Systems. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, Springer, Heidelberg (2003)"},{"key":"63_CR3","unstructured":"Poon, K.K.W.: Power Estimation for Field-Programmable Gate Arrays. Master of Applied Science Dissertation, University of British Columbia (2002)"},{"key":"63_CR4","unstructured":"http:\/\/www.mentor.com\/leonardospectrum\/datasheet.pdf"},{"key":"63_CR5","unstructured":"http:\/\/www.cbl.ncsu.edu\/pub\/Benchmark_dirs\/LGSynth93\/src\/e2fmt\/"},{"key":"63_CR6","unstructured":"Sentovich, M., et al.: SIS: A System for Sequential Circuit Synthesis. UCB\/ERL M92\/41 (1992)"},{"key":"63_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field Programmable Logic and Applications","author":"V. Betz","year":"1997","unstructured":"Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol.\u00a01304, pp. 213\u2013222. Springer, Heidelberg (1997)"},{"key":"63_CR8","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1049\/el:19840012","volume":"20","author":"P. Duhamel","year":"1984","unstructured":"Duhamel, P., Hollomann, H.: Split Radix FFT Algorithm. Electronic Letters\u00a020, 14\u201316 (1984)","journal-title":"Electronic Letters"},{"key":"63_CR9","volume-title":"Reuse Methodology Manual for System-on-a-chip Designs","author":"P. Bricaud","year":"1999","unstructured":"Bricaud, P., Keating, M.: Reuse Methodology Manual for System-on-a-chip Designs. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"63_CR10","unstructured":"http:\/\/vlsi.ee.duth.gr\/amdrel\/"},{"key":"63_CR11","unstructured":"TondelayoTM 1 Baseband Product Brief. Systemonic, Inc. 100 Century Center Court, Suite 205 San Jose, CA 95112 USA"},{"key":"63_CR12","doi-asserted-by":"crossref","unstructured":"Thomson, J., et al.: An integrated 802.11a baseband and MAC processor. In: Digest of Technical Papers on Solid-State Circuits Conference 2002, vol.\u00a02, pp. 92\u201393, 414\u2013415 (2002)","DOI":"10.1109\/ISSCC.2002.992137"},{"key":"63_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1007\/3-540-44614-1_34","volume-title":"Field-Programmable Logic and Applications. The Roadmap to Reconfigurable Computing","author":"J. Becker","year":"2000","unstructured":"Becker, J., et al.: DReAM: Dynamically Reconfigurable Architecture for future Mobile Commmunication applications. In: Gr\u00fcnbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol.\u00a01896, p. 312. Springer, Heidelberg (2000)"},{"key":"63_CR14","unstructured":"http:\/\/www.retarget.com\/brfchschk.html"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_63.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:49:06Z","timestamp":1740527346000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_63"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_63","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}