{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:03:51Z","timestamp":1725566631493},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_69","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"675-684","source":"Crossref","is-referenced-by-count":8,"title":["LPVIP: A Low-Power ROM-Less ALU for Low-Precision LNS"],"prefix":"10.1007","author":[{"given":"Mark G.","family":"Arnold","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"69_CR1","doi-asserted-by":"crossref","unstructured":"Arnold, M.G., Bailey, T.A., Cowles, J.R.: Improved Accuracy for Logarithmic Addition in DSP Applications. In: Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 1714\u20131717 (1988)","DOI":"10.1109\/ICASSP.1988.196947"},{"key":"69_CR2","doi-asserted-by":"crossref","unstructured":"Arnold, M.G.: LNS for Low-Power MPEG Decoding. In: Advanced Signal Processing Algorithms, Architectures and Implementations XII, SPIE, Seattle, Washington, July 11, vol.\u00a04791, pp. 369\u2013380 (2002)","DOI":"10.1117\/12.452048"},{"key":"69_CR3","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1023\/A:1021189701352","volume":"33","author":"M. Arnold","year":"2003","unstructured":"Arnold, M., Bailey, T., Cowles, J., Cupal, J.: Error Analysis of the Kmetz\/Maenner Algorithm. Journal of VLSI Signal Processing\u00a033, 37\u201353 (2003)","journal-title":"Journal of VLSI Signal Processing"},{"key":"69_CR4","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1109\/ASAP.2002.1030705","volume-title":"Application-Specific Systems, Architectures, and Processors","author":"M.G. Arnold","year":"2002","unstructured":"Arnold, M.G.: Reduced Power Consumption for MPEG Decoding with LNS. In: Application-Specific Systems, Architectures, and Processors, July 17-19, pp. 65\u201375. IEEE, San Jose (2002)"},{"issue":"2","key":"69_CR5","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1049\/el:19710039","volume":"7","author":"N.G. Kingsbury","year":"1971","unstructured":"Kingsbury, N.G., Rayner, P.J.W.: Digital Filtering Using Logarithmic Arithmetic. Electronics Letters\u00a07(2), 56\u201358 (1971)","journal-title":"Electronics Letters"},{"issue":"2","key":"69_CR6","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/92.386219","volume":"3","author":"P. Landman","year":"1995","unstructured":"Landman, P., Rabaey, J.R.: Architectural Power Analysis: The Dual Bit Type Method. IEEE Transactions on VLSI\u00a03(2), 173\u2013187 (1995)","journal-title":"IEEE Transactions on VLSI"},{"key":"69_CR7","unstructured":"Leonelli, Z.: Suppl\u00e9mente Logarithmique, a reprint of Leonelli\u2019s 1803 manuscript with a biography by J. Ho\u00fcel, Gauthier-Villars, Paris (1875)"},{"key":"69_CR8","doi-asserted-by":"publisher","first-page":"512","DOI":"10.1109\/TEC.1962.5219391","volume":"EC-11","author":"J.N. Mitchell","year":"1962","unstructured":"Mitchell, J.N.: Computer Multiplication and Division using Binary Logarithms. IEEE Transactions on Electronic Computers\u00a0EC-11, 512\u2013517 (1962)","journal-title":"IEEE Transactions on Electronic Computers"},{"key":"69_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1007\/3-540-45373-3_30","volume-title":"Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation","author":"V. Paliouras","year":"2000","unstructured":"Paliouras, V., Stouraitis, T.: Logarithmic Number System for Low-Power Arithmetic. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol.\u00a01918, pp. 285\u2013294. Springer, Heidelberg (2000)"},{"key":"69_CR10","doi-asserted-by":"crossref","unstructured":"Ramprasad, S., Shanbhag, N., Hajj, I.: Analytical Estimation of Signal Transition Activity from Word-Level Statistics. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems\u00a016(7) (July 1997)","DOI":"10.1109\/43.644033"},{"key":"69_CR11","doi-asserted-by":"crossref","unstructured":"Sacha, J.R., Irwin, M.J.: The Logarithmic Number System for Strength Reduction in Adaptive Filtering. In: International Symposium on Low Power Electronics and Design, Monterey, California, August 1998, pp. 10\u201312 (1998)","DOI":"10.1145\/280756.280926"},{"key":"69_CR12","unstructured":"Sullivan, T.J.: Estimating the Power Consumption of Custom CMOS Digital Signal Processing Integrated Circuits for Both the Uniform and Logarithmic Number Systems, Ph.D. Dissertation, ESSRL-93-7, Electronic Systems and Signals Research Laboratory, Department of Electrical Engineering, Washington University, Saint Louis, Missouri (1993)"},{"key":"69_CR13","doi-asserted-by":"publisher","first-page":"1238","DOI":"10.1109\/T-C.1975.224172","volume":"C-24","author":"E.E. Swartzlander","year":"1975","unstructured":"Swartzlander, E.E., Alexopoulos, A.G.: The Sign\/Logarithm Number System. IEEE Transactions on Computers\u00a0C-24, 1238\u20131242 (1975)","journal-title":"IEEE Transactions on Computers"},{"key":"69_CR14","first-page":"231","volume":"ASSP-31","author":"F.J. Taylor","year":"1983","unstructured":"Taylor, F.J.: An Extended Precision Logarithmic Number System. IEEE Transactions on Acoustics, Speech, and Signal Processing\u00a0ASSP-31, 231\u2013233 (1983)","journal-title":"IEEE Transactions on Acoustics, Speech, and Signal Processing"},{"issue":"8","key":"69_CR15","doi-asserted-by":"publisher","first-page":"826","DOI":"10.1109\/TCS.1986.1085992","volume":"CAS-33","author":"O. Vainio","year":"1986","unstructured":"Vainio, O., Neuvo, Y.: Logarithmic Arithmetic in FIR Filters. IEEE Transactions on Circuits and Systems\u00a0CAS-33(8), 826\u2013828 (1986)","journal-title":"IEEE Transactions on Circuits and Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_69.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:55:07Z","timestamp":1620014107000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_69"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_69","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}