{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:07Z","timestamp":1740548047507,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_74","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"722-731","source":"Crossref","is-referenced-by-count":0,"title":["Design Optimization with Automated Cell Generation"],"prefix":"10.1007","author":[{"given":"A.","family":"Landrault","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Az\u00e9mard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Robert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Auvergne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Dally, W.J., Chang, A.: The role of custom design in ASIC chips. In: Proc. 37th design automation Conference, pp. 643\u2013647 (2000)","key":"74_CR1","DOI":"10.1145\/337292.337604"},{"unstructured":"Reis, Reis, R., Auvergne, D., Robert, M.: The Library Free Technology Mapping Problem. IWLS\u00a02, 7.1.1\u20137.1.5 (1997)","key":"74_CR2"},{"unstructured":"Landrault, Pellier, L., Richard, A., Jay, C., Robert, M., Auvergne, D.: An I.P. Migration and Prototyping Strategy Using Transistor Level Synthesis. In: DCIS 2003, XVIII Design of Circuits and Integrated Systems Conference, Ciudad Real, Espagne, November 19-21, pp. 266\u2013271 (2003)","key":"74_CR3"},{"key":"74_CR4","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1016\/S1383-7621(00)00055-2","volume":"47","author":"N. Azemard","year":"2001","unstructured":"Azemard, N., Auvergne, D.: POPS: A tool for delay\/power performance optimization. Journal of Systems Architecture\u00a0(47), 375\u2013382 (2001)","journal-title":"Journal of Systems Architecture"},{"issue":"12","key":"74_CR5","doi-asserted-by":"crossref","first-page":"1428","DOI":"10.1109\/43.898825","volume":"19","author":"D. McMillen","year":"2000","unstructured":"McMillen, D., Butts, M., Composano, R., Hill, D., Williams, T.W.: An Industrial View of Electronic Design Automation. IEEE Transactions on Computer\u00a019(12), 1428\u20131448 (2000)","journal-title":"IEEE Transactions on Computer"},{"unstructured":"Keutzer, K.: Improving Cell Library for synthesis. In: Proc. Of the International Workshop on Logic Synthesis (1993)","key":"74_CR6"},{"unstructured":"Keutzer, K., Kolwicz, K., Lega, M.: Impact of Library Size on the Quality of Automated Synthesis. In: ICCAD 1987, pp. 120\u2013123 (1987)","key":"74_CR7"},{"unstructured":"de Dood, P.: Approach makes most of synthesis, place and route - Liquid Cell ease the flow. EETimes\u00a0(1183) (September 10, 2001)","key":"74_CR8"},{"issue":"8","key":"74_CR9","doi-asserted-by":"publisher","first-page":"1671","DOI":"10.1109\/T-ED.1980.20086","volume":"ED-27","author":"A.D. Lopez","year":"1980","unstructured":"Lopez, A.D., Law, H.S.: A Dense Gate-Matrix Layout for MOS VLSI. IEEE Transactions on Electron Devices\u00a0ED-27(8), 1671\u20131675 (1980)","journal-title":"IEEE Transactions on Electron Devices"},{"doi-asserted-by":"crossref","unstructured":"Moraes, F., Reis, R., Torres, L., Robert, M., Auvergne, D.: Pre-Layout Performance Prediction For Automatic Macro-Cell Synthesis. In: IEEE-ISCAS 1996, Atlanta, USA, Mai 1996, pp. 814\u2013817 (1996)","key":"74_CR10","DOI":"10.1109\/ISCAS.1996.542149"},{"doi-asserted-by":"crossref","unstructured":"Fiduccia, M., Mattheyses, R.M.: A linear-time heuristics for improving network partitions. In: Proceedings of the 19th Design Automation Conference, pp. 175\u2013181 (1982)","key":"74_CR11","DOI":"10.1109\/DAC.1982.1585498"},{"doi-asserted-by":"crossref","unstructured":"Riepe, M.A., Sakallah, K.A.: Transistor level micro-placement and routing for two dimensional digital VLSI cell synthesis. In: ISPD 1999, University of Michigan, Ann Arbor, Monterey CA USA (1999)","key":"74_CR12","DOI":"10.1145\/299996.300028"},{"unstructured":"Maxfield, M.: Delay effects Rule in Deep-Submicron Ics. Electronic Design, 109\u2013121 (1995)","key":"74_CR13"},{"issue":"7","key":"74_CR14","doi-asserted-by":"publisher","first-page":"857","DOI":"10.1109\/43.293942","volume":"13","author":"S.W. Cheng","year":"1994","unstructured":"Cheng, S.W., Chen, H.C., Du, D.H.C., Lim, A.: The Role of Long and Short Paths in Circuit Performance Optimization. IEEE trans. On CAD of I.C. and Systems\u00a013(7), 857\u2013864 (1994)","journal-title":"IEEE trans. On CAD of I.C. and Systems"},{"unstructured":"Murgai, R.: On the Global Fanout Optimization Problem. In: IWLS, Granlibakken, USA (1999)","key":"74_CR15"},{"key":"74_CR16","first-page":"69","volume-title":"Advanced Research in VLSI: Proceedings of the 1989 Decennial Caltech Conferences","author":"C.L. Berman","year":"1989","unstructured":"Berman, C.L., Carter, J.L., Day, K.F.: The Fanout Problem: From Theory to Practice. In: Seitz, C.L. (ed.) Advanced Research in VLSI: Proceedings of the 1989 Decennial Caltech Conferences, March 1989, pp. 69\u201399. MIT Press, Cambridge (1989)"},{"issue":"2","key":"74_CR17","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1109\/43.205000","volume":"12","author":"H.C. Chen","year":"1995","unstructured":"Chen, H.C., Du, D.H.C., Liu, L.R.: Critical Path Selection for Performance Optimization. IEEE trans. On CAD of Integrated Circuits and Systems\u00a012(2), 185\u2013195 (1995)","journal-title":"IEEE trans. On CAD of Integrated Circuits and Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_74","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:49:26Z","timestamp":1740527366000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_74"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_74","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}