{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:03:53Z","timestamp":1725566633004},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_84","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T17:00:42Z","timestamp":1285088442000},"page":"819-828","source":"Crossref","is-referenced-by-count":1,"title":["On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects"],"prefix":"10.1007","author":[{"given":"T.","family":"Murgan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. Garc\u00eda","family":"Ortiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Schlachta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Zimmer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Petrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"84_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2325-3","volume-title":"Low Power Digital CMOS Design","author":"A.P. Chandrakasan","year":"1995","unstructured":"Chandrakasan, A.P., Brodersen, R.W.: Low Power Digital CMOS Design. Kluwer Academic Publishers, Dordrecht (1995)"},{"key":"84_CR2","volume-title":"Interconnect Analysis and Synthesis","author":"C.-K. Cheng","year":"2000","unstructured":"Cheng, C.-K., Lillis, J., Lin, S., Chang, N.: Interconnect Analysis and Synthesis. John Wiley & Sons, Chichester (2000)"},{"key":"84_CR3","doi-asserted-by":"crossref","unstructured":"El-Moursy, M.A., Friedman, E.G.: Inductive Interconnect Width Optimization for Low Power. In: Intl. Symposium on Circuits and Systems (ISCAS) (May 2003)","DOI":"10.1109\/ISCAS.2003.1206252"},{"key":"84_CR4","doi-asserted-by":"crossref","unstructured":"Gala, K., Blaauw, D., Wang, J., Zolotov, V., Zhao, M.: Inductance 101: Analysis and Design Issues. In: Design Automation Conference (DAC) (June 2001)","DOI":"10.1145\/378239.378501"},{"key":"84_CR5","doi-asserted-by":"crossref","unstructured":"He, L., Chang, N., Lin, S., Nakagawa, O.S.: An Efficient Inductance Modeling for On-Chip Interconnects. In: IEEE Custom Integrated Circuits Conference, pp. 457\u2013460 (1999)","DOI":"10.1109\/CICC.1999.777322"},{"key":"84_CR6","doi-asserted-by":"publisher","first-page":"442","DOI":"10.1109\/92.805751","volume":"7","author":"Y. Ismail","year":"1999","unstructured":"Ismail, Y., Friedmann, E.G., Neves, J.L.: Figures of Merit to Characterize the Importance of On-Chip Inductance. IEEE Trans. on VLSI Systems\u00a07, 442\u2013449 (1999)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"84_CR7","doi-asserted-by":"crossref","unstructured":"Kamon, M., Tsuk, M., White, J.: FastHenry: A Multipole-Accelerated 3D Inductance Extraction Program. IEEE Trans. on Microwave Theory and Techniques (1994)","DOI":"10.1109\/22.310584"},{"key":"84_CR8","unstructured":"Lin, S., Chang, N., Nakagawa, S.: Quick On-Chip Self- and Mutual-Inductance Screen. In: Intl. Symposium on Quality Electronic Design, March 2000, pp. 513\u2013520 (2000)"},{"key":"84_CR9","doi-asserted-by":"crossref","unstructured":"Massoud, Y., Ismail, Y.: Grasping the Impact of On-Chip Inductance. IEEE Circuits & Devices Magazine, 14\u201321 (July 2001)","DOI":"10.1109\/101.950046"},{"key":"84_CR10","doi-asserted-by":"crossref","unstructured":"Nabors, K., White, J.: FastCap: A Multipole-Accelerated 3D Capacitance Extraction Program. IEEE Trans. on CAD of Integrated Circuits and Systems (1991)","DOI":"10.1109\/43.97624"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_84.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T23:48:32Z","timestamp":1605743312000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_84"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_84","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}