{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:03:26Z","timestamp":1725566606757},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_85","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"829-837","source":"Crossref","is-referenced-by-count":1,"title":["Signal Sampling Based Transition Modeling for Digital Gates Characterization"],"prefix":"10.1007","author":[{"given":"Alejandro","family":"Mill\u00e1n","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Juan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel J.","family":"Bellido","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paulino","family":"Ruiz-de-Clavijo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Guerrero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrique","family":"Ost\u00faa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"85_CR1","unstructured":"HSPICE User\u2019s Manual. Meta-Software (1999)"},{"key":"85_CR2","unstructured":"Mizco, A.: Digital logic testing and simulation. Ed. Harper and Row (1986)"},{"issue":"2","key":"85_CR3","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/4.658636","volume":"33","author":"L. Bisdounis","year":"1998","unstructured":"Bisdounis, L., Nikolaidis, S., Koufopavlou, O.: Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices. IEEE Journal of Solid-State Circuits\u00a033(2), 302\u2013306 (1998)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"85_CR4","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/82.227370","volume":"40","author":"A.I. Kayssi","year":"1993","unstructured":"Kayssi, A.I., Sakallah, K.A., Mudge, T.N.: The impact of signal transition time on path delay computation. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing\u00a040(5), 302\u2013309 (1993)","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"issue":"6","key":"85_CR5","doi-asserted-by":"publisher","first-page":"1588","DOI":"10.1109\/4.62196","volume":"25","author":"D. Auvergne","year":"1990","unstructured":"Auvergne, D., Azemard, N., Deschacht, D., Robert, M.: Input waveform slope effects in CMOS delays. IEEE Journal of Solid-State Circuits\u00a025(6), 1588\u20131590 (1990)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"85_CR6","doi-asserted-by":"crossref","unstructured":"Daga, J.M., Auvergne, D.: A comprehensive delay macro modeling for submicrometer CMOS logics. IEEE Journal of Solid-State Circuits 34(1) (January 1999)","DOI":"10.1109\/4.736655"},{"key":"85_CR7","doi-asserted-by":"crossref","unstructured":"Bellido-Diaz, M.J., Juan-Chico, J., Acosta, A.J., Valencia, M., Huertas, J.L.: Logical modelling of delay degradation effect in static CMOS gates. In: IEE Proc. Circuits Devices and Systems, vol.\u00a0147(2), pp. 107\u2013117 (2000)","DOI":"10.1049\/ip-cds:20000197"},{"key":"85_CR8","doi-asserted-by":"crossref","unstructured":"Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M.J., Acosta, A.J., Valencia, M.: Inertial and degradation delay model for CMOS logic gates. In: Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Geneva, pp. I\u2013459\u2013462 (May 2000)","DOI":"10.1109\/ISCAS.2000.857130"},{"key":"85_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/3-540-45373-3_16","volume-title":"Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation","author":"M. Rezzoug","year":"2000","unstructured":"Rezzoug, M., Maurine, P., Auvergne, D.: Second Generation Delay Model for Submicron CMOS Process. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol.\u00a01918, pp. 159\u2013167. Springer, Heidelberg (2000)"},{"issue":"5","key":"85_CR10","doi-asserted-by":"publisher","first-page":"557","DOI":"10.1109\/43.759070","volume":"18","author":"A. Chatzigeorgiou","year":"1999","unstructured":"Chatzigeorgiou, A., Nikolaidis, S., Tsoukalas, I.: A modeling technique for CMOS gates. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a018(5), 557\u2013575 (1999)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"9","key":"85_CR11","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/43.35557","volume":"8","author":"Y. Jun","year":"1989","unstructured":"Jun, Y., Jun, K., Park, S.: An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation. IEEE Transactions on CAD\u00a08(9), 1027\u20131032 (1989)","journal-title":"IEEE Transactions on CAD"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_85.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:55:10Z","timestamp":1620014110000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_85"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_85","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}