{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:43Z","timestamp":1759147483007,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540230953"},{"type":"electronic","value":"9783540302056"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30205-6_86","type":"book-chapter","created":{"date-parts":[[2010,9,21]],"date-time":"2010-09-21T21:00:42Z","timestamp":1285102842000},"page":"838-848","source":"Crossref","is-referenced-by-count":1,"title":["Physical Extension of the Logical Effort Model"],"prefix":"10.1007","author":[{"given":"B.","family":"Lasbouygues","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Az\u00e9mard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Auvergne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"86_CR1","volume-title":"Logical Effort: Designing Fast CMOS Circuits","author":"I. Sutherland","year":"1999","unstructured":"Sutherland, I., Sproull, B., Harris, D.: Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publi., California (1999)"},{"key":"86_CR2","doi-asserted-by":"crossref","unstructured":"Yu, X., Oklobdzija, V.G., Walker, W.: Application of the logical effort on design arithmetic blocks. In: 35th Asilomar Conf. On Signals, Systems and Computers, California, November 2001, pp. 872\u2013874 (2001)","DOI":"10.1109\/ACSSC.2001.987048"},{"key":"86_CR3","first-page":"646","volume":"29","author":"K.O. Jeppson","year":"1994","unstructured":"Jeppson, K.O.: Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay. IEEE J. SSC\u00a029, 646\u2013654 (1994)","journal-title":"IEEE J. SSC"},{"key":"86_CR4","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., Newton, A.R.: Alpha-power model, and its application to CMOS inverter delay and other formulas. J. of Solid State Circuits\u00a025, 584\u2013594 (1990)","journal-title":"J. of Solid State Circuits"},{"key":"86_CR5","volume-title":"Introduction to VLSI systems","author":"C. Mead","year":"1980","unstructured":"Mead, C., Conway, L.: Introduction to VLSI systems. Addison Wesley, Reading (1980)"},{"key":"86_CR6","unstructured":"Meyer, J.: Semiconductor Device Modeling for CAD. In: Herskowitz, Schilling (eds.) ch. 5, McGraw Hill, New York (1972)"},{"key":"86_CR7","unstructured":"Not given for anonymous review. IEEE trans. on Computer Aided Design (2002)"},{"key":"86_CR8","unstructured":"Cadence open book Timing Library Format References User guide, v. IC445 (2000)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30205-6_86.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T23:48:53Z","timestamp":1740527333000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30205-6_86"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540230953","9783540302056"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30205-6_86","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}