{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:55:10Z","timestamp":1725551710954},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540237389"},{"type":"electronic","value":"9783540304944"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-30494-4_29","type":"book-chapter","created":{"date-parts":[[2010,6,29]],"date-time":"2010-06-29T14:42:14Z","timestamp":1277822534000},"page":"414-429","source":"Crossref","is-referenced-by-count":8,"title":["Invariant Checking Combining Forward and Backward Traversal"],"prefix":"10.1007","author":[{"given":"Christian","family":"Stangier","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Sidle","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Bryant, R.E.: Graph-Based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers\u00a0C-35 (1986)","DOI":"10.1109\/TC.1986.1676819"},{"key":"29_CR2","unstructured":"Burch, J.R., Clarke, E.M., Long, D.E.: Symbolic Model Checking with partitioned transition relations. In: Proc. of Int. Conf. on VLSI (1991)"},{"key":"29_CR3","series-title":"Lecture Notes in Computer Science","volume-title":"Computer Aided Verification","author":"R.K. Brayton","year":"1996","unstructured":"Brayton, R.K., Hachtel, G.D., Sangiovanni-Vincentelli, A.L., Somenzi, F., Aziz, A., Cheng, S., Edwards, S.A., Khatri, S.P., Kukimoto, Y., Pardo, A., Qadeer, S., Ranjan, R.K., Sarwary, S., Shiple, T.R., Swamy, G., Villa, T.: VIS: A System for Verification and Synthesis. In: Alur, R., Henzinger, T.A. (eds.) CAV 1996. LNCS, vol.\u00a01102. Springer, Heidelberg (1996)"},{"key":"29_CR4","series-title":"Lecture Notes in Computer Science","volume-title":"Proc. of Workshop on Automatic Verification Methods for Finite State Machines","author":"O. Coudert","year":"1989","unstructured":"Coudert, O., Berthet, C., Madre, J.C.: Verification of Synchronous Machines using Symbolic Execution. In: CAV 1989. LNCS, vol.\u00a0407. Springer, Heidelberg (1989)"},{"key":"29_CR5","unstructured":"Cabodi, G., Camurati, P., Quer, S.: Efficient State Space Pruning in Symbolic Backward Traversal. In: Proc. of ICCD (1994)"},{"key":"29_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1007\/3-540-45657-0_38","volume-title":"Computer Aided Verification","author":"G. Cabodi","year":"2002","unstructured":"Cabodi, G., Nocco, S., Quer, S.: Mixing Forward and Backward Traversals in Guided-Prioritized BDD-Based Verification. In: Brinksma, E., Larsen, K.G. (eds.) CAV 2002. LNCS, vol.\u00a02404, p. 471. Springer, Heidelberg (2002)"},{"key":"29_CR7","series-title":"Lecture Notes in Computer Science","volume-title":"Automata, Languages and Programming","author":"S. Fortune","year":"1978","unstructured":"Fortune, S., Hopcroft, J., Schmidt, E.: The Complexity of Equivalence and Containment for Free Single Variable Program Schemes. In: Ausiello, G., B\u00f6hm, C. (eds.) ICALP 1978. LNCS, vol.\u00a062. Springer, Heidelberg (1978)"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Govindaraju, S.G., Dill, D.L.: Verification by approximate forward and backward reachability. In: Proc. ICCAD (1998)","DOI":"10.1145\/288548.289055"},{"key":"29_CR9","doi-asserted-by":"crossref","unstructured":"Iwashita, H., Nakata, T.: Forward Model Checking Techniques Oriented to Buggy Designs. In: Proc. ICCAD (1997)","DOI":"10.1109\/ICCAD.1997.643567"},{"key":"29_CR10","unstructured":"Ranjan, R.K., Aziz, A., Brayton, R.K., Pixley, C., Plessier, B.: Efficient BDD Algorithms for Synthesizing and Verifying Finite State Machines. In: Proc. of Int.Workshop on Logic Synthesis, IWLS 1995 (1995)"},{"key":"29_CR11","unstructured":"Somenzi, F.: CUDD: CU Decision Diagram Package, \n                  \n                    ftp:\/\/vlsi.colorado.edu\/pub\/"},{"key":"29_CR12","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3992-6","volume-title":"The Verilog Hardware Description Language","author":"D.E. Thomas","year":"1991","unstructured":"Thomas, D.E., Moorby, P.: The Verilog Hardware Description Language. Kluwer, Dordrecht (1991)"},{"key":"29_CR13","unstructured":"VIS Verilog Benchmarks, \n                  \n                    http:\/\/vlsi.colorado.edu\/~vis\/"}],"container-title":["Lecture Notes in Computer Science","Formal Methods in Computer-Aided Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-30494-4_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T15:26:26Z","timestamp":1558279586000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-30494-4_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540237389","9783540304944"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-30494-4_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}